Design Considerations and Optimization of Electrostatic Doped Ferroelectric Nanotube Tunnel FET: Analog and Noise Analysis

被引:0
|
作者
Ashok Kumar Gupta
Ashish Raman
Naveen Kumar
机构
[1] National Institute of Technology,Department of Electronics and Communications, Dr. B. R. Ambedkar
来源
Silicon | 2022年 / 14卷
关键词
TFET; Nanowire TFET; Nanotube TFET; Electrostatic doped; Auto-correlation function (ACF); Noise Variation; HfO; Ferroelectric; Cross-correlation function (CCF);
D O I
暂无
中图分类号
学科分类号
摘要
This paper proposed the electrostatically doped Ferroelectric Nanotube Tunnel FET (FE-NT-TFET). The proposed device is electrostatically doped, so the applied source voltage is -1.2 V (VS = -1.2 V). Device variables like potential variation, electric-field energy, non-local band to band electron tunnel (BTBT) rates, electron carrier concentration, and hole carrier concentration have been investigating. Analog variables like drain current (IDS), ION/IOFF current ratio, ON current (ION), sub-threshold slope (SS), OFF current (IOFF), a threshold voltage (VTH), and average sub-threshold slope (AVSS) have been discussed. The noise parameter such as real impedance (Z0), minimum noise figure (NF), auto/cross-correlation function (ACF & CCF) has been discussed. To obtain the steep sub-threshold slope (SS) and higher drain current (IDS) ferroelectric material is used in the place of the gate oxide. Ferroelectric material HfO2 is used in the proposed FE-NT-TFET device. HfO2 is used because of compatibility with the CMOS flow. The proposed FE-NT-TFET device shows the higher current 62.4uA/um for VDS = 1.2 V and steep sub-threshold slope (SS) 7 mV/decade. The proposed device shows the average sub-threshold slope (AVSS) 22.9 mV/decade. The proposed FE-NT-TFET device shows the lower OFF current (IOFF) order of 10−19A/um and higher ION/IOFF current order of 1013.
引用
收藏
页码:10357 / 10373
页数:16
相关论文
共 50 条
  • [1] Design Considerations and Optimization of Electrostatic Doped Ferroelectric Nanotube Tunnel FET: Analog and Noise Analysis
    Gupta, Ashok Kumar
    Raman, Ashish
    Kumar, Naveen
    SILICON, 2022, 14 (16) : 10357 - 10373
  • [2] Design and analysis of dynamically configurable electrostatic doped carbon nanotube tunnel FET
    Singh, Amandeep
    Khosla, Mamta
    Raj, Balwinder
    MICROELECTRONICS JOURNAL, 2019, 85 : 17 - 24
  • [3] Design and optimization of vertical nanowire tunnel FET with electrostatic doping
    Bhardwaj, Anjana
    Kumar, Pradeep
    Raj, Balwinder
    Kumar, Naveen
    Anand, Sunny
    ENGINEERING RESEARCH EXPRESS, 2023, 5 (04):
  • [4] Circular Gate Tunnel FET: optimization and noise analysis
    Goswami, Rupam
    Bhowmick, Brinda
    PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATIONS, 2016, 93 : 125 - 131
  • [5] Design and Performance Analysis of a GAA Electrostatic Doped Negative Capacitance Vertical Nanowire Tunnel FET
    Anjana Bhardwaj
    Pradeep Kumar
    Balwinder Raj
    Sunny Anand
    Journal of Electronic Materials, 2023, 52 : 3103 - 3111
  • [6] Design and Performance Analysis of a GAA Electrostatic Doped Negative Capacitance Vertical Nanowire Tunnel FET
    Bhardwaj, Anjana
    Kumar, Pradeep
    Raj, Balwinder
    Anand, Sunny
    JOURNAL OF ELECTRONIC MATERIALS, 2023, 52 (05) : 3103 - 3111
  • [7] Performance Enhancement and Signal Distortion Analysis of Virtually Doped Nanotube Tunnel FET with Embedded Ferroelectric Gate Oxide
    Gupta, Ashok Kumar
    Raman, Ashish
    SILICON, 2022, 14 (03) : 1147 - 1158
  • [8] Performance Enhancement and Signal Distortion Analysis of Virtually Doped Nanotube Tunnel FET with Embedded Ferroelectric Gate Oxide
    Ashok Kumar Gupta
    Ashish Raman
    Silicon, 2022, 14 : 1147 - 1158
  • [9] Design and Analysis of Polarity Controlled Electrically Doped Tunnel FET With Bandgap Engineering for Analog/RF Applications
    Kondekar, Pravin N.
    Nigam, Kaushal
    Pandey, Sunil
    Sharma, Dheeraj
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (02) : 412 - 418
  • [10] Optimization of Design Space Parameters in Tunnel Fet for Analog/Mixed Signal Application
    Jeyanthi, J. E.
    Samuel, T. S. Arun
    Arivazhagan, L.
    SILICON, 2022, 14 (13) : 8233 - 8241