Design and Evaluation of CNFET-Based Quaternary Circuits

被引:0
|
作者
Mohammad Hossein Moaiyeri
Keivan Navi
Omid Hashemipour
机构
[1] Shahid Beheshti University,Faculty of Electrical and Computer Engineering
[2] G. C.,Nanotechnology and Quantum Computing Lab
[3] Shahid Beheshti University,Microelectronics Lab
[4] G. C.,undefined
[5] Shahid Beheshti University,undefined
[6] G. C.,undefined
关键词
Carbon nanotube FET (CNFET); Quaternary logic; Arithmetic and logic circuits; Multiple-; design; Nanoelectronics;
D O I
暂无
中图分类号
学科分类号
摘要
This paper presents novel high-performance and PVT tolerant quaternary logic circuits as well as efficient quaternary arithmetic circuits for nanoelectronics. These Carbon Nanotube FET (CNFET)-based circuits are compatible with the recent technologies and are designed based on the conventional CMOS architecture, while the previous quaternary designs used methods which are not suitable for nanoelectronics and have become obsolete. The proposed designs are robust and have large noise margins and high driving capability. The singular characteristics of CNFETs, such as the capability of having the desired threshold voltage by regulating the diameters of the nanotubes, make them very appropriate for voltage-mode multiple-threshold circuits design. The proposed circuits are examined, using Synopsys HSPICE with the standard 32 nm-CNFET technology in various situations and different supply voltages. Simulation results demonstrate the correct and high-performance operation of the proposed circuits even in the presence of process, voltage and temperature variations.
引用
收藏
页码:1631 / 1652
页数:21
相关论文
共 50 条
  • [21] CNFET-Based Design of Energy-Efficient Symmetric Three-Input XOR and Full Adder Circuits
    Mehrabi, Shima
    Mirzaee, Reza Faghih
    Moaiyeri, Mohammad Hossein
    Navi, Keivan
    Hashemipour, Omid
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2013, 38 (12) : 3367 - 3382
  • [22] A new design method for imperfection-immune CNFET-based circuit design
    Ebrahimi, Seyyed Ashkan
    Reshadinezhad, Mohammad Reza
    Bohlooli, Ali
    MICROELECTRONICS JOURNAL, 2019, 85 : 62 - 71
  • [23] CNFET-Based Design of Energy-Efficient Symmetric Three-Input XOR and Full Adder Circuits
    Shima Mehrabi
    Reza Faghih Mirzaee
    Mohammad Hossein Moaiyeri
    Keivan Navi
    Omid Hashemipour
    Arabian Journal for Science and Engineering, 2013, 38 : 3367 - 3382
  • [24] Ultra-Low Energy CNFET-Based Ternary Combinational Circuits Designs
    Jaber, Ramzi A.
    Aljaam, Jihad Mohamed
    Owaydat, Bilal N.
    Al-Maadeed, Somaya Ali
    Kassem, Abdallah
    Haidar, Ali Massoud
    IEEE ACCESS, 2021, 9 : 115951 - 115961
  • [25] Design and analysis of a high-performance CNFET-based Full Adder
    Moaiyeri, Mohammad Hossein
    Mirzaee, Reza Faghih
    Navi, Keivan
    Momeni, Amir
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2012, 99 (01) : 113 - 130
  • [26] A Novel CNFET-Based Ternary to Binary Converter Design in Data Transmission
    Jaber, Ramzi A.
    El-Hajj, Ahmad M.
    Haidar, Ali M.
    Kassem, Abdallah
    2020 32ND INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2020, : 83 - 86
  • [27] CNFET-based design of efficient ternary half adder and 1-trit multiplier circuits using dynamic logic
    Sardroudi, Farzin Mahboob
    Habibi, Mehdi
    Moaiyeri, Mohammad Hossein
    MICROELECTRONICS JOURNAL, 2021, 113
  • [28] CNFET-Based High Throughput SIMD Architecture
    Jiang, Li
    Li, Tianjian
    Jing, Naifeng
    Kim, Nam Sung
    Guo, Minyi
    Liang, Xiaoyao
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (07) : 1331 - 1344
  • [29] Design of Variation-Resilient CNFET-Based Schmitt Trigger Circuits with Optimum Hysteresis at 16-nm Technology Node
    Dokania, Vishesh
    Islam, Aminul
    2013 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2013,
  • [30] CNFET-based digitally controlled impedance multiplier
    Tripathi S.K.
    Tiwari U.
    International Journal of Information Technology, 2021, 13 (5) : 1937 - 1941