Calibration of electromigration reliability of flip-chip packages by electrothermal coupling analysis

被引:0
|
作者
Yi-Shao Lai
Chin-Li Kao
机构
[1] Advanced Semiconductor Engineering,Stress
[2] Inc.,Reliability Laboratory
来源
关键词
Electromigration; reliability; electrothermal coupling analysis; Black’s equation;
D O I
暂无
中图分类号
学科分类号
摘要
Electromigration reliability of solder interconnects is dominated by current density and temperature inside the interconnects. For flip-chip packages, current densities around the regions where the traces connect a solder bump increase significantly due to the differences in feature sizes and electric resistivities between the solder bump and its adjacent traces. This current-crowding effect along with induced Joule heating accelerates electromigration failures. In this paper, the effects of current crowding and Joule heating in a flip-chip package are examined and quantified by three-dimensional electrothermal coupling analysis. We apply a volumetric averaging technique to cope with the current-crowding singularity. The volumetrically averaged current density and the maximum temperature in a solder bump are integrated into Black’s equation to calibrate the experimental electromigration fatigue lives.
引用
收藏
页码:972 / 977
页数:5
相关论文
共 50 条
  • [21] Several reliability-related mechanics problems in flip-chip packages
    Liu, S
    Wang, JJ
    Qian, ZF
    1998 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 1998, 3582 : 975 - 980
  • [22] Electromigration study of high lead solders in flip-chip packages using the wheatstone bridge method
    Ding, M
    Matsuhashi, H
    Wang, GT
    Ho, PS
    Marathe, A
    Master, R
    Pham, V
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 968 - 973
  • [23] Evaluation of solder joint reliability in flip-chip packages during accelerated testing
    Kim, JW
    Kim, DG
    Hong, WS
    Jung, SB
    JOURNAL OF ELECTRONIC MATERIALS, 2005, 34 (12) : 1550 - 1557
  • [24] Evaluation of solder joint reliability in flip-chip packages during accelerated testing
    Jong-Woong Kim
    Dae-Gon Kim
    Won Sik Hong
    Seung-Boo Jung
    Journal of Electronic Materials, 2005, 34 : 1550 - 1557
  • [25] Effect of cleaning and non-cleaning situations on the reliability of flip-chip packages
    Wang, JJ
    Zou, DQ
    Qian, ZF
    Ren, W
    Liu, S
    Dudderar, TD
    Sullivan, PA
    3RD INTERNATIONAL CONFERENCE ON ADHESIVE JOINING AND COATING TECHNOLOGY IN ELECTRONICS MANUFACTURING 1998, PROCEEDINGS, 1998, : 211 - 219
  • [26] Effect of cleaning and non-cleaning situations on the reliability of flip-chip packages
    Wang, JJ
    Ren, W
    Zou, DQ
    Liu, S
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 1999, 22 (02): : 221 - 228
  • [27] Reliability of flip chip and chip size packages
    Reichl, H
    Schubert, A
    Töpper, M
    MICROELECTRONICS RELIABILITY, 2000, 40 (8-10) : 1243 - 1254
  • [28] Effect of Passivation Opening Design on Electromigration Reliability Issue in Flip-Chip Solder Joints
    Chen, Tzu Yu
    Liang, S. W.
    Chen, Chih
    IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 234 - 237
  • [29] Analysis of flip-chip packages using high resolution moire interferometry
    Miller, MR
    Mohammed, I
    Dai, X
    Jiang, N
    Ho, PS
    49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 979 - 986
  • [30] Warpage Analysis of Flip-Chip PBGA Packages Subject to Thermal Loading
    Tsai, Ming-Yi
    Chang, Hsing-Yu
    Pecht, Michael
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2009, 9 (03) : 419 - 424