共 50 条
- [1] Testability trade-offs for BIST data paths [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2004, 20 (02): : 169 - 179
- [2] Testability trade-offs for BIST RTL data paths: The case for three dimensional design space [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 802 - 802
- [3] Tackling test trade-offs for BIST RTL data paths: BIST area overhead, test application time and power dissipation [J]. INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 72 - 81
- [4] TRADE-OFFS IN SCAN PATH AND BIST IMPLEMENTATIONS FOR RAMS [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1994, 5 (2-3): : 273 - 283
- [5] Single-control testability of RTL data paths for BIST [J]. PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 210 - 215
- [6] ASIC TESTABILITY TOOLS FORCE TRADE-OFFS IN SILICON, PERFORMANCE AND COVERAGE [J]. COMPUTER DESIGN, 1992, 31 (09): : 57 - &