Delay Fault Testing of Look-Up Tables in SRAM-Based FPGAs

被引：5
|
作者：
Patrick Girard
Olivier Héron
Serge Pravossoudovitch
Michel Renovell
机构：
[1] Université Montpellier II/CNRS (UMR 5506),Laboratoire d’Informatique de Robotique et de Microélectronique de Montpellier
来源：
Journal of Electronic Testing | 2005年 / 21卷
关键词：
FPGA; look-up table (LUT); delay fault; test;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The objective of this paper is to propose a method to test all the delay faults located in Look-Up-Tables (LUTs) of SRAM-based symmetrical FPGAs. This method is developed in a Manufacturing-Oriented Context (MOT). In the first part of the paper, the timing behavior of the LUTs and the physical defects inducing delay faults in the LUTs are analyzed. Then, the detection conditions to test such delay faults are established and requirements on test vectors are derived. Finally a test configuration scheme and its associated test sequence able to test exhaustively the delay faults in all LUTs of a symmetrical FPGA are proposed.
引用
收藏
页码：43 / 55
页数：12
相关论文
共 50 条
  • [1] Requirements for delay testing of Look-Up Tables in SRAM-based FPGAs
    Girard, P
    Héron, O
    Pravossoudovitch, S
    Renovell, M
    EIGHTH IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2003, : 147 - 152
  • [2] Delay fault testing of Look-Up Tables in SRAM-vased FPGAs
    Girard, P
    Héron, O
    Pravossoudovitch, S
    Renovell, M
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2005, 21 (01): : 43 - 55
  • [3] JHDL implementation of a BIST scheme for testing the look-up tables of SRAM based FPGAs
    Niamat, M.
    Santhanam, S.
    Kim, J.
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 327 - +
  • [4] An Improvement Test Approach of Look-Up Table in SRAM-based FPGAs
    Yang, Chao
    Hong, Sheng
    Gao, Cheng
    Zhang, Dong
    Li, Ying
    MICRO NANO DEVICES, STRUCTURE AND COMPUTING SYSTEMS, 2011, 159 : 116 - 123
  • [5] High quality TPG for delay faults in Look-Up Tables of FPGAs
    Girard, P
    Héron, O
    Pravossoudovitch, S
    Renovell, M
    DELTA 2004: SECOND IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST APPLICATIONS, PROCEEDINGS, 2004, : 83 - 88
  • [6] Multiple fault testing of logic resources of SRAM-based FPGAs
    Goyal, S
    Choudhury, M
    Rao, SSSP
    Kumar, K
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 742 - 747
  • [7] Delay calculation method for SRAM-based FPGAs
    Katayama, M
    Takahara, A
    Miyazaki, T
    Fukami, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (10): : 1789 - 1794
  • [8] Fault Modeling and Characteristics of SRAM-Based FPGAs
    Jing, Naifeng
    Lee, Ju-Yueh
    Zhang, Chun
    Tong, Jiarong
    Mao, Zhigang
    He, Lei
    FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2011, : 279 - 279
  • [9] A fault injection tool for SRAM-based FPGAs
    Alderighi, M
    D'Angelo, S
    Mancini, M
    Sechi, GR
    9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2003, : 129 - 133
  • [10] Testing for the programming circuit of SRAM-based FPGAs
    Michinishi, H
    Yokohira, T
    Okamoto, T
    Inoue, T
    Fujiwara, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1999, E82D (06): : 1051 - 1057
12345