Design of Narrow Band Decimation Filter for Sigma Delta Modulator

被引:0
|
作者
Essam E. Hassan
Hassan A. Ragheb
机构
[1] King Fahd University of Petroleum and Minerals,Electrical Engineering Department
来源
Arabian Journal for Science and Engineering | 2011年 / 36卷
关键词
Digital filter design; Sigma Delta decimation filter;
D O I
暂无
中图分类号
学科分类号
摘要
This paper is concerned with investigating the problem of designing an IIR digital filter to minimize the filtered quantization noise power in Sigma–Delta modulation. Employing bilinear transformation, the filter is designed first in the analog frequency domain. Its transfer function is assumed to be a rational function with its numerator being a power polynomial with unknown coefficients and its denominator is chosen as a linear phase polynomial which is strictly Hurwitz. The filter coefficients are optimized to minimize the output high frequency quantized noise power. Finally, the digital representation of the filter is extracted from its analog counterpart. It is shown that the design achieves a good saving in the filter size while maintaining a comparable characteristic to the much larger FIR comb filter. Further, it is shown that with proper choice of parameters, the filter is quite stable to variations in tap coefficient values due to the finite word length. To gain confidence in the design, a simulation is conducted on several cases with excellent agreement between the theoretical and the simulated results.
引用
收藏
页码:1287 / 1296
页数:9
相关论文
共 50 条
  • [21] Fully synthesised decimation filter for delta-sigma A/D converters
    Roh, Hyungdong
    Byun, Sanho
    Choi, Youngkil
    Roh, Jeongjin
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2010, 97 (06) : 663 - 676
  • [22] Modeling of Sigma-Delta ADC with high resolution decimation filter
    Sowmya, G.N. (gnsowmya407@gmail.com), 1600, Springer Verlag (117):
  • [23] Low power implementation of a Sigma Delta decimation filter for cardiac applications
    Ascari, L
    Pierazzi, A
    Morandi, C
    IMTC/2001: PROCEEDINGS OF THE 18TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3: REDISCOVERING MEASUREMENT IN THE AGE OF INFORMATICS, 2001, : 750 - 755
  • [24] A compact low-power decimation filter for sigma delta modulators
    Li, SF
    Wetherrell, J
    2000 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS, VOLS I-VI, 2000, : 3223 - 3226
  • [25] Design and implementation of a band-pass sigma delta modulator with distributed resonators
    Prefasi, Enrique
    Hernandez, Luis
    Reekmans, Stijn
    Rombouts, Pieter
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 58 (03) : 243 - 253
  • [26] Power and Area Optimization of Decimation Filter for Application in Sigma Delta ADC
    Mankani, Suraj K.
    Sajjanar, Shreekant
    Mohana
    Aradhya, H. V. Ravish
    2016 INTERNATIONAL CONFERENCE ON CIRCUITS, CONTROLS, COMMUNICATIONS AND COMPUTING (I4C), 2016,
  • [27] VLSI implementation of a decimation filter for sigma-delta AD converters
    He, Xin
    Sun, Yihe
    TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 1636 - +
  • [28] Design and implementation of a band-pass sigma delta modulator with distributed resonators
    Enrique Prefasi
    Luis Hernandez
    Stijn Reekmans
    Pieter Rombouts
    Analog Integrated Circuits and Signal Processing, 2009, 58 : 243 - 253
  • [29] MULTISTAGE DECIMATION FILTER DESIGN TECHNIQUE FOR HIGH-RESOLUTION SIGMA-DELTA A/D CONVERTERS
    PARK, S
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1992, 41 (06) : 868 - 873
  • [30] Decimation filter design for 14-bit 1.28 MS/s sigma-delta ADC
    Yang Y.-T.
    Li D.
    Shi L.-C.
    Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2010, 37 (02): : 315 - 319