共 50 条
- [1] 14-bit 2.2-MS/s sigma-delta ADC's [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (07) : 968 - 976
- [2] Digital decimation filter design for Sigma-Delta ADC [J]. INFORMATION SCIENCE AND ELECTRONIC ENGINEERING, 2017, : 27 - 30
- [3] An Optimized Design for a Decimation Filter and Implementation for Sigma-Delta ADC [J]. 2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 338 - 341
- [4] Design Optimization for Decimation Filter for High Performance Sigma-Delta ADC [J]. 2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2022, : 348 - 349
- [5] DESIGN OF A SIGMA-DELTA MODULATOR WITH 14-BIT RESOLUTION FOR BIOMEDICAL APPLICATIONS [J]. UNIVERSITY POLITEHNICA OF BUCHAREST SCIENTIFIC BULLETIN SERIES C-ELECTRICAL ENGINEERING AND COMPUTER SCIENCE, 2019, 81 (04): : 169 - 180
- [6] Design of a sigma-delta modulator with 14-bit resolution for biomedical applications [J]. UPB Scientific Bulletin, Series C: Electrical Engineering and Computer Science, 2019, 81 (04): : 169 - 180
- [8] The Design and Implementation of Sigma Delta ADC Digital Decimation Filter [J]. PROCEEDINGS OF 2013 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND CLOUD COMPUTING COMPANION (ISCC-C), 2014, : 335 - 338
- [9] New VHDL design of decimation filter for sigma-delta modulator [J]. 2005 Asian Conference on Sensors and the International Conference on New Techniques in Pharmaceutical and Biomedical Research, Proceedings, 2005, : 204 - 207