共 50 条
- [41] A Modified Structure for Symmetrical and Asymmetrical Configuration of Multilevel Inverter IECON 2015 - 41ST ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2015, : 1430 - 1435
- [42] An asymmetrical multilevel inverter topology with reduced source count 2016 IEEE STUDENTS' CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER SCIENCE (SCEECS), 2016,
- [45] Asymmetrical Multilevel Inverter Topology with Reduced Number of Switches INTERNATIONAL REVIEW OF ELECTRICAL ENGINEERING-IREE, 2012, 7 (04): : 4761 - 4767
- [46] Topology for hybrid multilevel inverter IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, 2002, 149 (06): : 449 - 458
- [47] Analysis of Switches Blocking Voltages in A Voltage Taps Based Cascaded Multilevel Inverter Topology 2017 3RD IEEE CONFERENCE ON ENERGY CONVERSION (CENCON), 2017, : 27 - 31
- [48] Analysis of Topology and PWM Strategy for A New Multiple Input and Multilevel Inverter IEEE PEDG 2010: THE 2ND INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS FOR DISTRIBUTED GENERATION SYSTEMS, 2010, : 292 - 294
- [49] The control of capacitor voltages and circulating currents of the modular multilevel inverter Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2014, 29 (10): : 166 - 174
- [50] A New Design of Multilevel Inverter Based on T-type Symmetrical and Asymmetrical DC Sources Iranian Journal of Science and Technology, Transactions of Electrical Engineering, 2023, 47 : 639 - 657