Simplified biorthogonal discrete wavelet transform for VLSI architecture design

被引:0
|
作者
Hannu Olkkonen
Juuso T. Olkkonen
机构
[1] University of Kuopio,Department of Applied Physics
[2] VTT Technical Research Centre of Finland,undefined
来源
关键词
Biorthogonal discrete wavelet transform; Lifting scheme; VLSI;
D O I
暂无
中图分类号
学科分类号
摘要
Biorthogonal discrete wavelet transform (BDWT) has gained general acceptance as an image processing tool. For example, the JPEG2000 standard is completely based on the BDWT. In BDWT, the scaling (low-pass) and wavelet (high-pass) filters are symmetric and linear phase. In this work we show that by using a specific sign modulator the BDWT filter bank can be realized by only two biorthogonal filters. The analysis and synthesis parts use the same scaling and wavelet filters, which simplifies especially VLSI designs of the biorthogonal DWT/IDWT transceiver units. Utilizing the symmetry of the scaling and the wavelet filters we introduce a fast convolution algorithm for implementation of the filter modules. In multiplexer–demultiplexer VLSI applications both functions can be constructed via two running BDWT filters and the sign modulator.
引用
收藏
页码:101 / 105
页数:4
相关论文
共 50 条
  • [1] Simplified biorthogonal discrete wavelet transform for VLSI architecture design
    Olkkonen, Hannu
    Olkkonen, Juuso T.
    [J]. SIGNAL IMAGE AND VIDEO PROCESSING, 2008, 2 (02) : 101 - 105
  • [2] A VLSI architecture for discrete wavelet transform
    Chen, XY
    Zhou, T
    Zhang, QL
    Li, W
    Min, H
    [J]. INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, PROCEEDINGS - VOL II, 1996, : 1003 - 1006
  • [3] VLSI ARCHITECTURE FOR THE DISCRETE WAVELET TRANSFORM
    KNOWLES, G
    [J]. ELECTRONICS LETTERS, 1990, 26 (15) : 1184 - 1185
  • [4] VLSI architecture for discrete wavelet transform
    Zhou, Ting
    Chen, Xuyun
    Zhang, Qianling
    Min, Hao
    [J]. Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 1997, 18 (03): : 180 - 183
  • [5] An Efficient VLSI Architecture for Discrete Wavelet Transform
    Hsia, Chih-Hsien
    Yang, Jia-Hao
    Wang, Weihua
    [J]. 2015 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA), 2015, : 684 - 687
  • [6] Design and implementation of a highly efficient VLSI architecture for discrete wavelet transform
    Yu, C
    Hsieh, CA
    Chen, SJ
    [J]. PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 237 - 240
  • [7] A novel VLSI architecture for multidimensional discrete wavelet transform
    Chen, XJ
    Dai, QH
    [J]. 2003 INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOL I, PROCEEDINGS, 2003, : 697 - 700
  • [8] A novel VLSI architecture for multidimensional discrete wavelet transform
    Dai, QH
    Chen, XJ
    Lin, C
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2004, 14 (08) : 1105 - 1110
  • [9] VLSI Architecture Design of 9/7 Discrete Wavelet Transform for Image Processing
    Javed, Sadaf
    Younis, Ch. Jabbar
    Alam, Mehboob
    Massoud, Yehia
    [J]. 2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 686 - 689
  • [10] Optimized VLSI design of wavelet transform architecture
    Souani, C
    [J]. 16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 558 - 563