共 50 条
- [1] A VLSI architecture for discrete wavelet transform [J]. INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, PROCEEDINGS - VOL II, 1996, : 1003 - 1006
- [2] VLSI ARCHITECTURE FOR THE DISCRETE WAVELET TRANSFORM [J]. ELECTRONICS LETTERS, 1990, 26 (15) : 1184 - 1185
- [3] An Efficient VLSI Architecture for Discrete Wavelet Transform [J]. 2015 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA), 2015, : 684 - 687
- [4] A novel VLSI architecture for multidimensional discrete wavelet transform [J]. 2003 INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOL I, PROCEEDINGS, 2003, : 697 - 700
- [6] Architecture research and VLSI implementation for discrete wavelet packet transform [J]. 2006 CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP '06), PROCEEDINGS, 2006, : 274 - +
- [8] A unified VLSI architecture for decomposition and synthesis of discrete wavelet transform [J]. PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 113 - 116
- [9] Simplified biorthogonal discrete wavelet transform for VLSI architecture design [J]. Signal, Image and Video Processing, 2008, 2 : 101 - 105
- [10] VLSI architecture for 1-D discrete wavelet/wavelet packet transform [J]. Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 1999, 20 (03): : 206 - 213