共 50 条
- [11] A novel VLSI architecture for 2-d discrete wavelet transform ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 40 - 43
- [12] Design and implementation of a highly efficient VLSI architecture for discrete wavelet transform PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 237 - 240
- [13] A Vlsi Architecture for Separable 2-D Discrete Wavelet Transform Journal of VLSI signal processing systems for signal, image and video technology, 1998, 18 : 125 - 140
- [15] An efficient VLSI architecture for two-dimensional discrete wavelet transform International Journal of High Performance Systems Architecture, 2018, 8 (03): : 179 - 191
- [16] An efficient VLSI architecture for lifting-based discrete wavelet transform 2007 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-5, 2007, : 1575 - 1578
- [17] VLSI systolic array architecture for the lattice structure of the discrete wavelet transform ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 605 - 608
- [18] VLSI Implementation of Discrete Wavelet Transform using Systolic Array Architecture Advances in Computer and Informatiom Sciences and Engineering, 2008, : 467 - 472
- [19] A VLSI architecture for separable 2-D Discrete Wavelet Transform JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 18 (02): : 125 - 140
- [20] A programmable VLSI architecture for 2-D discrete wavelet transform ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 619 - 622