Simplified biorthogonal discrete wavelet transform for VLSI architecture design

被引:0
|
作者
Hannu Olkkonen
Juuso T. Olkkonen
机构
[1] University of Kuopio,Department of Applied Physics
[2] VTT Technical Research Centre of Finland,undefined
来源
关键词
Biorthogonal discrete wavelet transform; Lifting scheme; VLSI;
D O I
暂无
中图分类号
学科分类号
摘要
Biorthogonal discrete wavelet transform (BDWT) has gained general acceptance as an image processing tool. For example, the JPEG2000 standard is completely based on the BDWT. In BDWT, the scaling (low-pass) and wavelet (high-pass) filters are symmetric and linear phase. In this work we show that by using a specific sign modulator the BDWT filter bank can be realized by only two biorthogonal filters. The analysis and synthesis parts use the same scaling and wavelet filters, which simplifies especially VLSI designs of the biorthogonal DWT/IDWT transceiver units. Utilizing the symmetry of the scaling and the wavelet filters we introduce a fast convolution algorithm for implementation of the filter modules. In multiplexer–demultiplexer VLSI applications both functions can be constructed via two running BDWT filters and the sign modulator.
引用
收藏
页码:101 / 105
页数:4
相关论文
共 50 条
  • [21] An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform
    Zhang, Wei
    Jiang, Zhe
    Gao, Zhiyu
    Liu, Yanyan
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (03) : 158 - 162
  • [22] VLSI systolic array architecture for the lattice structure of the discrete wavelet transform
    Reyes, CEC
    Bruguera, JD
    [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 605 - 608
  • [23] VLSI Implementation of Discrete Wavelet Transform using Systolic Array Architecture
    Sumanth, S. Sankar
    Kutty, K. A. Narayanan
    [J]. Advances in Computer and Informatiom Sciences and Engineering, 2008, : 467 - 472
  • [24] A programmable VLSI architecture for 2-D discrete wavelet transform
    Chen, CY
    Yang, ZL
    Wang, TC
    Chen, LG
    [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 619 - 622
  • [25] A VLSI architecture for separable 2-D Discrete Wavelet Transform
    Limqueco, JC
    Bayoumi, MA
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 18 (02): : 125 - 140
  • [26] SAMPLED ANALOG VLSI ARCHITECTURE TO IMPLEMENT DISCRETE DAUBECHIES WAVELET TRANSFORM
    Reddy, A. S.
    Dhar, A. S.
    [J]. 2012 1ST INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGY TRENDS IN ELECTRONICS, COMMUNICATION AND NETWORKING (ET2ECN), 2012,
  • [27] VLSI implementation of discrete wavelet transform
    Grzeszczak, A
    Mandal, MK
    Panchanathan, S
    Yeap, T
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (04) : 421 - 433
  • [28] VLSI ARCHITECTURES FOR THE DISCRETE WAVELET TRANSFORM
    VISHWANATH, M
    OWENS, RM
    IRWIN, MJ
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (05): : 305 - 316
  • [29] Semi-recursive VLSI architecture for two dimensional discrete wavelet transform
    Paek, SK
    Jeon, HK
    Kim, LS
    [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : D469 - D472
  • [30] A nonseparable VLSI architecture for two-dimensional discrete periodized wavelet transform
    Hung, KC
    Hung, YS
    Huang, YJ
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (05) : 565 - 576