共 50 条
- [22] VLSI systolic array architecture for the lattice structure of the discrete wavelet transform [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 605 - 608
- [23] VLSI Implementation of Discrete Wavelet Transform using Systolic Array Architecture [J]. Advances in Computer and Informatiom Sciences and Engineering, 2008, : 467 - 472
- [24] A programmable VLSI architecture for 2-D discrete wavelet transform [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 619 - 622
- [25] A VLSI architecture for separable 2-D Discrete Wavelet Transform [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 18 (02): : 125 - 140
- [26] SAMPLED ANALOG VLSI ARCHITECTURE TO IMPLEMENT DISCRETE DAUBECHIES WAVELET TRANSFORM [J]. 2012 1ST INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGY TRENDS IN ELECTRONICS, COMMUNICATION AND NETWORKING (ET2ECN), 2012,
- [28] VLSI ARCHITECTURES FOR THE DISCRETE WAVELET TRANSFORM [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (05): : 305 - 316
- [29] Semi-recursive VLSI architecture for two dimensional discrete wavelet transform [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : D469 - D472