Robust Coupling Delay Test Sets

被引:0
|
作者
Joonhwan Yi
John P. Hayes
机构
[1] Kwangwoon University,Department of Computer Engineering
[2] University of Michigan,Department of Electrical Engineering and Computer Science
来源
关键词
Integrated circuit testing; Test generation; Path delay faults; High-level test sets;
D O I
暂无
中图分类号
学科分类号
摘要
One of the most challenging problems in high-level testing is to reduce the size of a high-level test set while ensuring an adequate fault coverage for various implementations of a function under test. A small and high-coverage test set called a robust coupling delay test set (RCDTS) is derived from the coupling delay test set proposed previously. A partial ordering relationship among delay tests in certain implementations called “restricted” gate networks is used to reduce the size of test sets. The RCDTS still detects all robust path delay faults. This result is extended further to the more general balanced inversion parity networks. A test generation program RTGEN for RCDTSs is then developed, and experiments with it show that significant test set reduction can be achieved.
引用
收藏
页码:375 / 388
页数:13
相关论文
共 50 条
  • [1] Robust Coupling Delay Test Sets
    Yi, Joonhwan
    Hayes, John P.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (03): : 375 - 388
  • [2] TEST SETS FOR MORPHISMS WITH BOUNDED DELAY
    CHOFFRUT, C
    KARHUMAKI, J
    DISCRETE APPLIED MATHEMATICS, 1985, 12 (02) : 93 - 101
  • [3] TEST SETS FOR MORPHISMS WITH BOUNDED DELAY
    CHOFFRUT, C
    KARHUMAKI, J
    LECTURE NOTES IN COMPUTER SCIENCE, 1983, 154 : 118 - 127
  • [4] Test Sets for Robust Path Delay Fault Testing on Two-Rail Logic Circuits
    Namba, Kazuteru
    Ito, Hideo
    IEEE TRANSACTIONS ON COMPUTERS, 2011, 60 (10) : 1459 - 1470
  • [5] Sizes of test sets for path delay faults using strong and weak non-robust tests
    Pomeranz, I.
    Reddy, S. M.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2011, 5 (05): : 405 - 414
  • [6] Universal delay test sets for logic networks
    Sparmann, U
    Müller, H
    Reddy, SM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (02) : 156 - 166
  • [7] Minimal delay test sets for unate gate networks
    Sparmann, U
    Muller, H
    Reddy, SM
    PROCEEDINGS OF THE FIFTH ASIAN TEST SYMPOSIUM (ATS '96), 1996, : 155 - 163
  • [8] A Robust Model Predictive Control for Virtual Coupling in Train Sets
    Felez, Jesus
    Vaquero-Serrano, Miguel Angel
    Sanz, Juan de Dios
    ACTUATORS, 2022, 11 (12)
  • [9] Non-robust delay test pattern enhancement
    Meyer, AV
    Anheier, BW
    Sticht, CA
    ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 453 - 456
  • [10] Delay fault diagnosis for non-robust test
    Mehta, Vishal J.
    Wang, Zhiyuan
    Marek-Sadowska, Malgorzata
    Tsai, Kun-Han
    Rajski, Janusz
    ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 463 - +