A Unified Approach to Detect and Distinguish Hardware Trojans and Faults in SRAM-based FPGAs

被引:0
|
作者
Omid Ranjbar
Siavash Bayat-Sarmadi
Fatemeh Pooyan
Hossein Asadi
机构
[1] Sharif University of Technology,Department of Computer Engineering
来源
Journal of Electronic Testing | 2019年 / 35卷
关键词
Hardware trojan; Trusted design platform; Fault detection; FPGA;
D O I
暂无
中图分类号
学科分类号
摘要
In recent years, confrontation with hardware Trojans has become a major concern due to various reasons including outsourcing. Such a growing threat is more pronounced in reconfigurable devices as they are used in widespread applications due to low design cost and short time-to-market. Besides their vulnerability to hardware Trojan attacks, SRAM-based reconfigurable devices are also significantly susceptible to faults originated by particle strikes. There have been various methods to mitigate either hardware Trojan attacks or faults. To our knowledge, however, no method has been presented that can integrate detecting, distinguishing, and mitigating faults and Trojans. In this paper, we present an efficient method for SRAM-based reconfigurable devices, which is able to perform Trojan detection while detecting and correcting both permanent faults (faults in SRAM configuration bits) and transient faults (faults which affect flip flops, logical elements, and wires) using a single controller circuitry. The efficiency of the proposed method is evaluated with a well-known benchmark implemented on commercial FPGAs. The results show that the availability and reliability of the proposed method are superior to the conventional triple modular redundancy method by more than 100%. The experiments also show that the proposed method improves the average area and area×delay overheads by 32% and 6%, respectively.
引用
收藏
页码:201 / 214
页数:13
相关论文
共 50 条
  • [21] Power optimization techniques for SRAM-based FPGAs
    Mondal, Somsubhra
    Memik, Seda Ogrenci
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 959 - +
  • [22] Fast testable design for SRAM-based FPGAs
    Doumar, A
    Ohmameuda, T
    Ito, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2000, E83D (05): : 1116 - 1127
  • [24] On the evaluation of SEU sensitiveness in SRAM-based FPGAs
    Bernardi, P
    Reorda, MS
    Sterpone, L
    Violante, M
    10TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2004, : 115 - 120
  • [25] Testing for the programming circuit of SRAM-based FPGAs
    Michinishi, H
    Yokohira, T
    Okamoto, T
    Inoue, T
    Fujiwara, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1999, E82D (06): : 1051 - 1057
  • [26] SEU Recovery Mechanism for SRAM-Based FPGAs
    Legat, Uros
    Biasizzo, Anton
    Novak, Franc
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2012, 59 (05) : 2562 - 2571
  • [27] On the Static Cross Section of SRAM-based FPGAs
    Manuzzato, A.
    Gerardin, S.
    Paccagnella, A.
    Sterpone, L.
    Violante, M.
    NSRE: 2008 IEEE RADIATION EFFECTS DATA WORKSHOP, WORKSHOP RECORD, 2008, : 94 - +
  • [28] A fault injection tool for SRAM-based FPGAs
    Alderighi, M
    D'Angelo, S
    Mancini, M
    Sechi, GR
    9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2003, : 129 - 133
  • [29] Analyzing SEU effects in SRAM-based FPGAs
    Violante, M
    Ceschia, M
    Reorda, MS
    Paccagnella, A
    Bernardi, P
    Rebaudengo, M
    Bortolato, D
    Bellato, M
    Zambolin, P
    Candelori, A
    9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2003, : 119 - 123
  • [30] A structural test methodology for SRAM-Based FPGAs
    Renovell, M
    15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2002, : 385 - 385