An ASIC design for LHAASO

被引:0
|
作者
XiongBo Yan
Zheng Wang
JinFan Chang
Wei Wei
WeiGuo Lu
机构
[1] Chinese Academy of Sciences,State Key Laboratory of Particle Detection and Electronics, Institute of High Energy Physics
[2] Graduate University of Chinese Academy of Sciences,undefined
关键词
LHAASO; analog ASIC; PMT readout; large dynamic range; low noise; good linearity;
D O I
暂无
中图分类号
学科分类号
摘要
The ASIC is widely used in the field of high energy physics. Astroparticle experiments benefit from high integration, small size and low power consumption. In this paper an analog chip named ARCHGARD (Analog Readout Chip for High energy Gamma Ray Detector) for high energy physics experiment is introduced. ARCHGARD is a readout chip, in chartered 0.35 μm SiGe technology, for photomultipliers (PMT) array readout. The chip is designed for the Large High Altitude Air Shower Observatory (LHAASO) project. The ASIC integrates 16 independent and auto-triggered channels with variable gain and variable shaping time. It provides analog output for charge measurement, which is performed from 1 up to 3000 photo-electrons (p.e.). The integral nonlinearity of the whole input range is less than 1% and the equivalent input noise is less than 1/10 p.e. Each channel has a trigger output for time measurement.
引用
收藏
相关论文
共 50 条
  • [31] ASICs & ASIC design tools
    Computer Design, 1992, 31 (11):
  • [32] SURVEY OF ASIC DESIGN CENTERS
    不详
    VLSI SYSTEMS DESIGN, 1986, 7 (01): : 60 - &
  • [33] Design and Testing of the Front-End Electronics of WCDA in LHAASO
    Aharonian, F.
    An, Q.
    Axikegu
    Bai, L. X.
    Bai, Y. X.
    Bao, Y. W.
    Bastieri, D.
    Bi, X. J.
    Bi, Y. J.
    Cai, H.
    Cai, J. T.
    Cao, Z.
    Cao, Z.
    Chang, J.
    Chang, J. F.
    Chang, X. C.
    Chen, B. M.
    Chen, J.
    Chen, L.
    Chen, L.
    Chen, L.
    Chen, M. J.
    Chen, M. L.
    Chen, Q. H.
    Chen, S. H.
    Chen, S. Z.
    Chen, T. L.
    Chen, X. L.
    Chen, Y.
    Cheng, N.
    Cheng, Y. D.
    Cui, S. W.
    Cui, X. H.
    Cui, Y. D.
    Dai, B. Z.
    Dai, H. L.
    Dai, Z. G.
    Danzengluobu
    Dong, R. S.
    Dong, X. J.
    Fan, J. H.
    Fan, Y. Z.
    Fan, Z. X.
    Fang, J.
    Fang, K.
    Feng, C. F.
    Feng, L.
    Feng, S. H.
    Feng, Y. L.
    Gao, B.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2021, 68 (08) : 2257 - 2267
  • [34] ASIC forum: Confronting the obstacles to core-based ASIC design
    Tuck, B
    COMPUTER DESIGN, 1996, 35 (07): : 131 - &
  • [35] LEADING-EDGE ASIC DESIGN - TOOLS PACE ASIC ADVANCES
    GOERING, R
    HIGH PERFORMANCE SYSTEMS-THE MAGAZINE FOR TECHNOLOGY CHAMPIONS, 1990, 11 (05): : 16 - +
  • [36] DESIGN-FOR-TEST METHODOLOGIES AND TOOLS FOR ASIC DESIGN
    STRICKLAND, T
    ELECTRONIC PRODUCTS MAGAZINE, 1995, 38 (01): : 25 - &
  • [37] Design of fluxgate sensor interface ASIC
    Dong, Chang-Chun
    Chen, Wei-Ping
    Zhou, Zhi-Ping
    Guangxue Jingmi Gongcheng/Optics and Precision Engineering, 2009, 17 (07): : 1651 - 1655
  • [38] GRAPHICS ASIC DESIGN USING VHDL
    WHITE, M
    WALLER, MD
    DUNNETT, GJ
    LISTER, PF
    GRIMSDALE, RL
    COMPUTERS & GRAPHICS, 1995, 19 (02) : 301 - 308
  • [39] The role of custom design in ASIC chips
    Dally, WJ
    Chang, A
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 643 - 647
  • [40] ANALOG DIGITAL ASIC DESIGN FOR TESTABILITY
    FASANG, PP
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1989, 36 (02) : 219 - 226