Manufacturing intelligence to forecast and reduce semiconductor cycle time

被引:0
|
作者
Chen-Fu Chien
Chia-Yu Hsu
Chih-Wei Hsiao
机构
[1] National Tsing Hua University,Department of Industrial Engineering and Engineering Management
[2] Yuan Ze University,Department of Information Management
来源
关键词
Cycle time; Work in process (WIP); Manufacturing intelligence; Gauss-Newton regression; Back-propagation neural network; Semiconductor;
D O I
暂无
中图分类号
学科分类号
摘要
Semiconductor manufacturing is one of the most complicated production processes with the challenges of dynamic job arrival, job re-circulation, shifting bottlenecks, and lengthy fabrication process. Owing to the lengthy wafer fabrication process, work in process (WIP) usually affects the cycle time and throughput in the semiconductor fabrication. As the applications of semiconductor have reached the era of consumer electronics, time to market has played an increasingly critical role in maintaining a competitive advantage for a semiconductor company. Many past studies have explored how to reduce the time of scheduling and dispatching in the production cycle. Focusing on real settings, this study aims to develop a manufacturing intelligence approach by integrating Gauss-Newton regression method and back-propagation neural network as basic model to forecast the cycle time of the production line, where WIP, capacity, utilization, average layers, and throughput are rendered as input factors for indentifying effective rules to control the levels of the corresponding factors as well as reduce the cycle time. Additionally, it develops an adaptive model for rapid response to change of production line status. To evaluate the validity of this approach, we conducted an empirical study on the demand change and production dynamics in a semiconductor foundry in Hsinchu Science Park. The approach proved to be successful in improving forecast accuracy and realigning the desired levels of throughput in production lines to reduce the cycle time.
引用
收藏
页码:2281 / 2294
页数:13
相关论文
共 50 条
  • [21] Study of cycle time caused by lot arrival distribution in a Semiconductor Manufacturing Line
    Inoue, T
    Ishii, Y
    Igarashi, K
    Muneta, T
    Imaoka, K
    ISSM 2005: IEEE International Symposium on Semiconductor Manufacturing, Conference Proceedings, 2005, : 115 - 118
  • [22] Push and Time at Operation strategies for cycle time minimization in global fab scheduling for semiconductor manufacturing
    Barhebwa-Mushamuka, F.
    Dauzere-Peres, S.
    Yugma, C.
    2021 IEEE 17TH INTERNATIONAL CONFERENCE ON AUTOMATION SCIENCE AND ENGINEERING (CASE), 2021, : 1309 - 1314
  • [23] Maximizing productivity improvements using Short Cycle Time Manufacturing (SCM) concepts in a semiconductor manufacturing line
    Martin, DP
    2000 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, 2000, : 63 - 67
  • [24] Real time manufacturing intelligence
    Rooney, JJ
    INTEGRATED MANUFACTURING SOLUTIONS: REAL-TIME MANUFACTURING STRATEGIES, 2002, 432 : 119 - 128
  • [25] A simulated model for cycle time reduction by acquiring optimal lot size in semiconductor manufacturing
    Wang, Chia-Nan
    Wang, Chih-Hong
    INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2007, 34 (9-10): : 1008 - 1015
  • [26] A simulated model for cycle time reduction by acquiring optimal lot size in semiconductor manufacturing
    Wang, Chia-Nan
    Wang, Chih-Hong
    International Journal of Advanced Manufacturing Technology, 2007, 34 (9-10): : 1008 - 1015
  • [27] On the Accuracy of Analytic Approximations for the Mean Cycle Time in Semiconductor Manufacturing Equipment with PM events
    Lee, Minho
    Morrison, James R.
    Kalir, Adar A.
    Rozen, Kosta
    2017 13TH IEEE CONFERENCE ON AUTOMATION SCIENCE AND ENGINEERING (CASE), 2017, : 737 - 738
  • [28] Interval cycle time estimation in a semiconductor manufacturing system with a data-mining approach
    Lin, Yu-Cheng
    Chen, Toly
    International Review on Computers and Software, 2009, 4 (06) : 737 - 742
  • [29] Effective implementation of cycle time reduction strategies for semiconductor back-end manufacturing
    Domaschke, J
    Brown, S
    Robinson, J
    Leibl, F
    1998 WINTER SIMULATION CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 1998, : 985 - 992
  • [30] A simulated model for cycle time reduction by acquiring optimal lot size in semiconductor manufacturing
    Chia-Nan Wang
    Chih-Hong Wang
    The International Journal of Advanced Manufacturing Technology, 2007, 34 : 1008 - 1015