Continuous-time delta-sigma modulator using vector filter in feedback path to reduce effect of clock jitter and excess loop delay

被引:0
|
作者
Yuki Kimura
Akira Yasuda
Michitaka Yoshino
机构
[1] University of Hosei,Engineering Research Course
[2] University of Hosei,Faculty of Science and Engineering
关键词
Analog-to-digital converter (ADC); Continuous-time delta-sigma modulator (CTDSM); Vector filter; Clock jitter; Excess loop delay;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, we propose a novel delta-sigma modulator (DSM) that reduces the effects of clock jitter and excess loop delay by using a vector filter in the feedback path. The vector filter divides the input signal into a high-frequency part and a low-frequency part. The low-pass signal is placed in the path to the first-stage digital-to-analog converter for reducing the effects of the clock jitter, and the high-pass signal is placed in the feedback path to the last integrator in order to compensate for the excess loop delay. The DSM using the vector filter in the feedback path (DSM-VF) is verified using MATLAB/Simulink. Further, a clock jitter (0.1 %) in DSM-VF leads to an improvement in the signal-to-noise-ratio (SNR) to 22.5 dB as compared to the SNR of a conventional CTDSM. Moreover, the SNR deterioration caused by the excess loop delay is improved.
引用
收藏
页码:279 / 286
页数:7
相关论文
共 50 条
  • [1] Continuous-time delta-sigma modulator using vector filter in feedback path to reduce effect of clock jitter and excess loop delay
    Kimura, Yuki
    Yasuda, Akira
    Yoshino, Michitaka
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 75 (02) : 279 - 286
  • [2] Excess loop delay in continuous-time delta-sigma modulators
    Cherry, JA
    Snelgrove, WM
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1999, 46 (04) : 376 - 389
  • [3] Excess Loop Delay Compensation in Continuous-Time Delta-Sigma Modulators
    Pavan, Shanthi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (11) : 1119 - 1123
  • [4] A Continuous-Time Delta-Sigma Modulator Using Feedback Resistors
    Lin, Yung-Chou
    Hsieh, Wen-Hung
    Hung, Chung-Chih
    2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 243 - 246
  • [5] A simple technique to reduce clock jitter effects in continuous-time Delta-Sigma modulators
    Chang, Hairong
    Tang, Hua
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1870 - 1873
  • [6] Influence of Excess Loop Delay on the STF of Continuous-Time Delta-Sigma Modulators
    Pietzko, Michael
    Wagner, Johannes
    Abdelaal, Ahmed
    Kauffman, John G.
    Ortmanns, Maurits
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [7] A continuous time delta-sigma modulator with reduced clock jitter sensitivity through DSCR feedback
    Radjen, Dejan
    Andreani, Pietro
    Anderson, Martin
    Sundstrom, Lars
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 74 (01) : 21 - 31
  • [8] A continuous time delta-sigma modulator with reduced clock jitter sensitivity through DSCR feedback
    Dejan Radjen
    Pietro Andreani
    Martin Anderson
    Lars Sundström
    Analog Integrated Circuits and Signal Processing, 2013, 74 : 21 - 31
  • [9] Clock jitter and quantizer metastability in continuous-time delta-sigma modulators
    Cherry, James A.
    Martin Snelgrove, W.
    IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999, 46 (06): : 661 - 676
  • [10] Clock jitter and quantizer metastability in continuous-time delta-sigma modulators
    Cherry, JA
    Snelgrove, WM
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1999, 46 (06) : 661 - 676