共 50 条
- [4] A Continuous-Time Delta-Sigma Modulator Using Feedback Resistors 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 243 - 246
- [5] A simple technique to reduce clock jitter effects in continuous-time Delta-Sigma modulators PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1870 - 1873
- [6] Influence of Excess Loop Delay on the STF of Continuous-Time Delta-Sigma Modulators 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
- [8] A continuous time delta-sigma modulator with reduced clock jitter sensitivity through DSCR feedback Analog Integrated Circuits and Signal Processing, 2013, 74 : 21 - 31
- [9] Clock jitter and quantizer metastability in continuous-time delta-sigma modulators IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999, 46 (06): : 661 - 676