A prefetch control strategy based on improved hill-climbing method in asymmetric multi-core architecture

被引:0
|
作者
Juan Fang
Yixiang Xu
Han Kong
Min Cai
机构
[1] Beijing University of Technology,Faculty of Information Technology
来源
关键词
Cache prefetching control; Big.LITTLE architecture; Heterogeneous multi-core system; High-performance computing;
D O I
暂无
中图分类号
学科分类号
摘要
Cache prefetching is a traditional way to reduce memory access latency. In multi-core systems, aggressive prefetching may harm the system. In the past, prefetching throttling strategies usually set thresholds through certain factors. When the threshold is exceeded, prefetch throttling strategies will control the aggressive prefetcher. However, these strategies usually work well in homogeneous multi-core systems and do not work well in heterogeneous multi-core systems. This paper considers the performance difference between cores under the asymmetric multi-core architecture. Through the improved hill-climbing method, the aggressiveness of prefetching for different cores is controlled, and the IPC of the core is improved. Through experiments, it is found that compared with the previous strategy, the average performance of big core is improved by more than 3%, and the average performance of little cores is improved by more than 24%.
引用
收藏
页码:10570 / 10588
页数:18
相关论文
共 50 条
  • [41] Research on Packet-processing Architecture Based on Multi-core Processor
    Ying, Wang
    2014 SIXTH INTERNATIONAL CONFERENCE ON MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION (ICMTMA), 2014, : 520 - 523
  • [42] Research on Multi-core Embedded Computer Architecture based on Cloud Computing
    Zheng, Yuwen
    PROCEEDINGS OF THE 2015 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER ENGINEERING AND ELECTRONICS (ICECEE 2015), 2015, 24 : 1392 - 1397
  • [43] Partitioning DSP Applications on a Multi-core Architecture Based on Load Balancing
    Tadic, Marija
    Kovacevic, Jelena
    2009 1ST IEEE EASTERN EUROPEAN CONFERENCE ON THE ENGINEERING OF COMPUTER BASED SYSTEMS, 2009, : 154 - 155
  • [44] LVRT Control Strategy for Asymmetric Faults of DFIG Based on Improved MPCC Method
    Ding, Can
    Chen, Yunwen
    Nie, Taiping
    IEEE ACCESS, 2021, 9 : 165207 - 165218
  • [45] Composable Platform-Aware Embedded Control Systems on a Multi-Core Architecture
    Valencia, Juan
    Goswami, Dip
    Goossens, Kees
    2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2015, : 502 - 509
  • [46] Fuzzy-Logic-Control Approach of a Modified Hill-Climbing Method for Maximum Power Point in Microgrid Standalone Photovoltaic System
    Alajmi, Bader N.
    Ahmed, Khaled H.
    Finney, Stephen J.
    Williams, Barry W.
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2011, 26 (04) : 1022 - 1030
  • [47] Interaction sorting method for molecular dynamics on multi-core SIMD CPU architecture
    Matvienko, Sergey
    Alemasov, Nikolay
    Fomin, Eduard
    JOURNAL OF BIOINFORMATICS AND COMPUTATIONAL BIOLOGY, 2015, 13 (01)
  • [48] Improved DAG Tasks Stretching Algorithm Based on Multi-core Processors
    Cao, Sheng
    Bian, Jiali
    PROCEEDINGS OF 2020 IEEE 11TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS 2020), 2020, : 18 - 21
  • [49] MULTI-CORE AND SIMD ARCHITECTURE BASED IMPLEMENTATION OF RECURSIVE DIGITAL FILTERING ALGORITHMS
    Lee, Dong-hwan
    Sung, Wonyong
    2010 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, 2010, : 1550 - 1553
  • [50] Performance Analysis of Hybrid OpenMP/MPI Based on Multi-core Cluster Architecture
    Kotobi, Amjad
    Hamid, Nor Asilah Wati Abdul
    Othman, Mohamed
    Hussin, Masnida
    2014 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND TECHNOLOGY (ICCST), 2014,