A prefetch control strategy based on improved hill-climbing method in asymmetric multi-core architecture

被引:0
|
作者
Juan Fang
Yixiang Xu
Han Kong
Min Cai
机构
[1] Beijing University of Technology,Faculty of Information Technology
来源
关键词
Cache prefetching control; Big.LITTLE architecture; Heterogeneous multi-core system; High-performance computing;
D O I
暂无
中图分类号
学科分类号
摘要
Cache prefetching is a traditional way to reduce memory access latency. In multi-core systems, aggressive prefetching may harm the system. In the past, prefetching throttling strategies usually set thresholds through certain factors. When the threshold is exceeded, prefetch throttling strategies will control the aggressive prefetcher. However, these strategies usually work well in homogeneous multi-core systems and do not work well in heterogeneous multi-core systems. This paper considers the performance difference between cores under the asymmetric multi-core architecture. Through the improved hill-climbing method, the aggressiveness of prefetching for different cores is controlled, and the IPC of the core is improved. Through experiments, it is found that compared with the previous strategy, the average performance of big core is improved by more than 3%, and the average performance of little cores is improved by more than 24%.
引用
收藏
页码:10570 / 10588
页数:18
相关论文
共 50 条
  • [31] Reconfigurable multi-core array architecture and mapping method for RNS-based homomophic encryption
    Su, Yang
    Yang, Bailong
    Wang, Jianfei
    Zhang, Fahong
    Yang, Chen
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2023, 161
  • [32] Multi-core SoC Architecture Exploration with Radar Digital System Based on Dataflow Graph Method
    Lu, Zhiyuan
    Shen, Yuanyi
    He, Hu
    2013 IEEE 20TH INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2013, : 617 - 620
  • [33] An Improved GO-PO High Frequency Method for the RCS Prediction of Radar Target in Multi-core Architecture
    Huang, WeiHao
    He, Siyuan
    Huang, Qi
    Li, Wancong
    2022 IEEE 10TH ASIA-PACIFIC CONFERENCE ON ANTENNAS AND PROPAGATION, APCAP, 2022,
  • [34] A Novel Priority Based Scheduler for Asymmetric Multi-core Edge Computing
    Hada, Rupendra Pratap Singh
    Srivastava, Abhishek
    CURRENT TRENDS IN WEB ENGINEERING-ICWE 2023 INTERNATIONAL WORKSHOPS, BECS, SWEET, WALS, 2023, 2024, 1898 : 7 - 18
  • [35] Multi-start most steep hill-climbing algorithm for grid node selection based on execution cost model
    Wang, Qingjiang
    Gui, Xiaolin
    Dong, Weiqing
    Zheng, Shouqi
    Chen, Yaling
    Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University, 2003, 37 (08): : 816 - 819
  • [36] A New Radar Signal Processing Architecture Based on Multi-core Processor
    Fan, Jialiang
    Yang, Qiang
    MECHATRONICS ENGINEERING, COMPUTING AND INFORMATION TECHNOLOGY, 2014, 556-562 : 1618 - 1621
  • [37] Shared Cache Based on Content Addressable Memory in a Multi-Core Architecture
    Abumwais, Allam
    Obaid, Mahmoud
    CMC-COMPUTERS MATERIALS & CONTINUA, 2023, 74 (03): : 4951 - 4963
  • [38] DEMO ABSTRACT - Predictable SoC Architecture Based on COTS Multi-Core
    Shivaraman, Nitin
    Vasudevan, Sriram
    Easwaran, Arvind
    2016 IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS), 2016,
  • [39] A Multi-Core FPGA-Based SoC Architecture with Domain Segregation
    Kliem, Daniel
    Voigt, Sven-Ole
    2012 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2012,
  • [40] Cloud-based Multi-core Architecture against DNS Attacks
    Zhang, Jiemin
    Mao, Jian
    Liu, Jinming
    Tang, Zhi
    Gu, Zhiling
    Liu, Yongmei
    14TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND EDUCATION (ICCSE 2019), 2019, : 391 - 393