High Performance Four-Quadrant Analog Multiplier Using DXCCII

被引：0
|
作者：
Jagadish Rajpoot
Sudhanshu Maheshwari
机构：
[1] Aligarh Muslim University,Department of Electronics Engineering, Z.H. College of Engineering and Technology
来源：
Circuits, Systems, and Signal Processing | 2020年 / 39卷
关键词：
Four-quadrant analog multiplier; Dual-X second-generation current conveyors (DXCCIIs); Amplitude modulator (AM); Squarer circuit; Frequency doubler;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
This paper presents a four-quadrant analog multiplier using a single dual-X second-generation current conveyor (DXCCII). The proposed analog multiplier employs two NMOS transistors operating in triode region, besides a single DXCCII. The performances of the proposed analog multiplier are verified through PSPICE simulation using 0.18 μm TSMC CMOS process parameters. Simulation results reveal that the circuit has a − 3 dB bandwidth of 19.30 GHz and 0.79% total harmonic distortion for the input voltage of 250 mV. The application of proposed analog multiplier as a squarer, for amplitude modulation and as frequency doubler are also included. The detailed comparisons with existing literature justify the novelty of the proposed circuit.
引用
收藏
页码：54 / 64
页数：10
相关论文
共 50 条
  • [1] High Performance Four-Quadrant Analog Multiplier Using DXCCII
    Rajpoot, Jagadish
    Maheshwari, Sudhanshu
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2020, 39 (01) : 54 - 64
  • [2] A DXCCII-Based Four-Quadrant Multiplier
    Kumngern, Montree
    [J]. PROCEEDINGS OF THE 2013 IEEE 7TH INTERNATIONAL POWER ENGINEERING AND OPTIMIZATION CONFERENCE (PEOCO2013), 2013, : 738 - 741
  • [3] High Bandwidth Four-Quadrant Analog Multiplier
    Nikseresht, Sasan
    Azhari, Seyed Javad
    Danesh, Mohammadhadi
    [J]. 2017 25TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2017, : 210 - 215
  • [4] FGMOS Four-Quadrant Analog Multiplier
    de la Cruz-Alejo, Jesus
    Santiago Medina-Vazquez, A.
    Noe Oliva-Moreno, L.
    [J]. 2012 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE), 2012,
  • [5] A design of four-quadrant analog multiplier
    Dejhan, K
    Prommee, P
    Tiamvorratat, W
    Mitatha, S
    Chaisayun, I
    [J]. IEEE INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES 2004 (ISCIT 2004), PROCEEDINGS, VOLS 1 AND 2: SMART INFO-MEDIA SYSTEMS, 2004, : 29 - 32
  • [6] DTMOS Based High Bandwidth Four-Quadrant Analog Multiplier
    Basak, Muhammed Emin
    Ozer, Emre
    Kacar, Firat
    Ozenli, Deniz
    [J]. INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2020, 50 (02): : 137 - 146
  • [7] A new NMOS four-quadrant analog multiplier
    Boonchu, B
    Surakampontorn, W
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1004 - 1007
  • [8] Analog CMOS four-quadrant multiplier and divider
    Vlassis, S
    Siskos, S
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5: SYSTEMS, POWER ELECTRONICS, AND NEURAL NETWORKS, 1999, : 383 - 386
  • [9] A four-quadrant analog multiplier using basic differential pair
    Boonchu, B
    Surakampontorn, W
    [J]. TENCON 2004 - 2004 IEEE REGION 10 CONFERENCE, VOLS A-D, PROCEEDINGS: ANALOG AND DIGITAL TECHNIQUES IN ELECTRICAL ENGINEERING, 2004, : D290 - D293
  • [10] A DTMOS based Four-Quadrant Analog Multiplier
    Ozer, Emre
    [J]. ELECTRICA, 2020, 20 (02): : 207 - 217
12345