Modelling ARQ for a High-Speed ATM-Based Wireless LAN

被引:0
|
作者
P.F.M. Smulders
M.F.H. de Gier
机构
[1] Eindhoven University of Technology,Faculty of Electrical Engineering, Telecommunication Technology and Electromagnetics Division
关键词
wireless LAN; ATM; ARQ; retransmission; real-time services; 60 GHz;
D O I
暂无
中图分类号
学科分类号
摘要
An Automatic Repeat Request (ARQ) scheme is proposed for a wireless ATM LAN based on the MEDIAN concept. Simulations have been performed to demonstrate the consequences of ARQ inclusion in terms of required buffer capacity and resulting cell end-to-end delay. In particular, the behaviour of the ARQ-enhanced system for real-time traffic under non error-free conditions has been examined. The main result of the simulations is that, due to specific properties of the MEDIAN wireless ATM LAN, the proposed ARQ scheme is suitable for real-time ATM services, while yielding virtually error-free links. Next to low cell delay, it features low overhead and low processing complexity whereas it can be readily combined with a simple and efficient MAC scheme.
引用
收藏
页码:275 / 286
页数:11
相关论文
共 50 条
  • [31] Antenna for personal wireless LAN system - antenna for 19-GHz-band high-speed wireless LAN system `JPLAN' based on MS-MPYA
    Maruyama, Tamami
    Hori, Toshikazu
    [J]. NTT R and D, 1999, 48 (07): : 563 - 571
  • [32] ARQ PROTOCOLS FOR HIGH-SPEED HARDWARE IMPLEMENTATION
    GOPAL, I
    ROM, R
    [J]. COMPUTER NETWORKS AND ISDN SYSTEMS, 1995, 27 (05): : 677 - 689
  • [33] Development of IEEE802.11a-compliant high-speed wireless LAN chip set
    Sakata, Tetsu
    Iizuka, Masataka
    Mizoguchi, Masato
    Morikura, Masahiro
    [J]. NTT R and D, 2002, 51 (07): : 588 - 595
  • [34] Development of an IEEE 802.11a-compliant high-speed wireless LAN chip set
    Sakata, T
    Iizuka, M
    Morikura, M
    [J]. NTT REVIEW, 2002, 14 (05): : 56 - 60
  • [35] Performance evaluation of connection rerouting schemes for ATM-based wireless networks
    Univ of Massachusetts, Amherst, United States
    [J]. IEEE ACM Trans Networking, 3 (249-261):
  • [36] An ATM-based distributed high performance computing system
    Hawick, KA
    James, HA
    Maciunas, KJ
    Vaughan, FA
    Wendelborn, AL
    Buchhorn, M
    Rezny, M
    Taylor, SR
    Wilson, MD
    [J]. HIGH-PERFORMANCE COMPUTING AND NETWORKING, 1997, 1225 : 1032 - 1034
  • [37] On the integration of high performance ATM-based event builders
    Bizeau, C
    Costa, M
    Dufey, JP
    Letheren, M
    Pacheco, A
    Paillard, C
    Calvet, D
    LeDu, P
    Mandjavidze, I
    Weymann, M
    Wiesel, A
    [J]. 1996 IEEE NUCLEAR SCIENCE SYMPOSIUM - CONFERENCE RECORD, VOLS 1-3, 1997, : 157 - 161
  • [38] High-speed ATM switch fabrics
    Roberts, C
    [J]. ELECTRONIC ENGINEERING, 1999, 71 (870): : 9 - 10
  • [39] HIGH-SPEED SWITCHING FOR ATM - THE BSS
    FAYET, C
    JACQUES, A
    PUJOLLE, G
    [J]. COMPUTER NETWORKS AND ISDN SYSTEMS, 1994, 26 (09): : 1225 - 1234
  • [40] High-speed HEC algorithm for ATM
    Suh, CW
    Kim, KS
    [J]. ICICS - PROCEEDINGS OF 1997 INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATIONS AND SIGNAL PROCESSING, VOLS 1-3: THEME: TRENDS IN INFORMATION SYSTEMS ENGINEERING AND WIRELESS MULTIMEDIA COMMUNICATIONS, 1997, : 607 - 610