共 50 条
- [1] Trend and challenge on system-on-a-chip designs [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 53 (1-2): : 217 - 229
- [2] AUTOMATIC DEBUGGING OF SYSTEM-ON-A-CHIP DESIGNS [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 333 - +
- [3] Clock power issues in system-on-a-chip designs [J]. IEEE COMPUTER SOCIETY WORKSHOP ON VLSI '99, PROCEEDINGS, 1999, : 48 - 53
- [4] Verification of a configurable processor core for system-on-a-chip designs [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 894 - 897
- [6] Run-time energy estimation in system-on-a-chip designs [J]. ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 595 - 599
- [8] A system manager for network system-on-a-chip designs with various memory access types [J]. 2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2001, : 176 - 179
- [9] Architecting voltage islands in core-based System-on-a-Chip designs [J]. ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 180 - 185
- [10] DESIGN SPACE EXPLORATION FOR APPLICATION SPECIFIC FPGAS IN SYSTEM-ON-A-CHIP DESIGNS [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 279 - 282