Trend and Challenge on System-on-a-Chip Designs

被引:0
|
作者
Yen-Kuang Chen
S. Y. Kung
机构
[1] Intel Corporation,
[2] Princeton University,undefined
来源
关键词
system-on-a-chip; SoC; VLSI; SoC design trend; SoC design challenge;
D O I
暂无
中图分类号
学科分类号
摘要
The success of system-on-a-chip (SoC) hinges upon a well-concerted integrated approach from multiple disciplines, such as device, design, and application. From the device perspective, rapidly improving VLSI technology allows the integration of billions of transistors on a single chip, thus permitting a wide range of functions to be combined on one chip. From the application perspective, numerous killer applications have been identified, which can make full use of the aforementioned functionalities provided by a single chip. From the design perspective, however, with greater device integration, system designs become more complex and are increasingly challenging to design. Moving forward, novel approaches will be needed to meet these challenges. This paper explores several new design strategies, which represent the current design trends to deal with the emerging issues. For example, recognizing the stringent requirements on power consumption, memory bandwidth/latency, and transistor variability, novel power/thermal management, multi-processor SoC, reconfigurable logic, and design for verification and testing have now been incorporated into modern system design. In addition, we look into some plausible solutions. For example, further innovations on scalable, reusable, and reliable system architectures, IP deployment and integration, on-chip interconnects, and memory hierarchies are all anticipated in the near future.
引用
收藏
页码:217 / 229
页数:12
相关论文
共 50 条
  • [1] Trend and challenge on system-on-a-chip designs
    Chen, Yen-Kuang
    Kung, S. Y.
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 53 (1-2): : 217 - 229
  • [2] AUTOMATIC DEBUGGING OF SYSTEM-ON-A-CHIP DESIGNS
    Rogin, Frank
    Drechsler, Rolf
    Ruelke, Steffen
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 333 - +
  • [3] Clock power issues in system-on-a-chip designs
    Chen, RY
    Vijaykrishnan, N
    Irwin, MJ
    [J]. IEEE COMPUTER SOCIETY WORKSHOP ON VLSI '99, PROCEEDINGS, 1999, : 48 - 53
  • [4] Verification of a configurable processor core for system-on-a-chip designs
    Shen, HH
    Zhang, H
    Xu, T
    [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 894 - 897
  • [5] A common fabric will be a key element for system-on-a-chip designs
    Aronoff, A
    [J]. ELECTRONIC DESIGN, 1998, 46 (02) : 108 - 108
  • [6] Run-time energy estimation in system-on-a-chip designs
    Haid, J
    Kaefer, G
    Steger, C
    Weiss, R
    [J]. ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 595 - 599
  • [7] System-on-a-chip?
    Schmalzel, JL
    [J]. IEEE INSTRUMENTATION & MEASUREMENT MAGAZINE, 2001, 4 (04) : 61 - 62
  • [8] A system manager for network system-on-a-chip designs with various memory access types
    Kim, Y
    Kim, YW
    Won, SJ
    Lee, JS
    Choi, DB
    Kim, WT
    Lee, TH
    Kim, TY
    [J]. 2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2001, : 176 - 179
  • [9] Architecting voltage islands in core-based System-on-a-Chip designs
    Hu, JC
    Shin, YS
    Dhanwada, N
    Marculescu, R
    [J]. ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 180 - 185
  • [10] DESIGN SPACE EXPLORATION FOR APPLICATION SPECIFIC FPGAS IN SYSTEM-ON-A-CHIP DESIGNS
    Hammerquist, Mark
    Lysecky, Roman
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 279 - 282