Path Clustering for Test Pattern Reduction of Variation-Aware Adaptive Path Delay Testing

被引:0
|
作者
Michihiro Shintani
Takumi Uezono
Kazumi Hatayama
Kazuya Masu
Takashi Sato
机构
[1] Kyoto University,
[2] Gunma University,undefined
[3] Tokyo Institute of Technology,undefined
来源
关键词
Adaptive test; -means++ clustering; Path delay test; Process variation; Statistical static timing analysis;
D O I
暂无
中图分类号
学科分类号
摘要
In this study, a novel path clustering technique for adaptive path delay testing, where the test paths are altered according to the extracted device parameters, is proposed. The proposed algorithm is based on the k-means++ algorithm. By considering the probability function of the die-to-die systematic process variation, the proposed algorithm clusters path sets to minimize the total number of test paths. A figure of merit for clustering, which represents the expected number of test paths, is also proposed for quantitatively evaluating path clustering under different conditions. The proposed clustering method is evaluated numerically by applying it to the OpenCores benchmark circuit. Using our clustering technique, the average number of test paths in the adaptive test is reduced to less than 92 % compared with those in the conventional test. In addition, adaptive testing using the proposed technique can reduce the test patterns by 94.26 % while retaining the test quality.
引用
收藏
页码:601 / 609
页数:8
相关论文
共 50 条
  • [1] Path Clustering for Test Pattern Reduction of Variation-Aware Adaptive Path Delay Testing
    Shintani, Michihiro
    Uezono, Takumi
    Hatayama, Kazumi
    Masu, Kazuya
    Sato, Takashi
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2016, 32 (05): : 601 - 609
  • [2] Probabilistic Sensitization Analysis for Variation-Aware Path Delay Fault Test Evaluation
    Wagner, Marcus
    Wunderlich, Hans-Joachim
    [J]. 2017 22ND IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2017,
  • [3] Improved Path Clustering for Adaptive Path-Delay Testing
    Chan, Tuck-Boon
    Kahng, Andrew B.
    [J]. 2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 13 - 20
  • [4] Aging- and Variation-Aware Delay Monitoring Using Representative Critical Path Selection
    Firouzi, Farshad
    Ye, Fangming
    Chakrabarty, Krishnendu
    Tahoori, Mehdi B.
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2015, 20 (03)
  • [5] Optimal Register Assignment with Minimum-Path Delay Compensation for Variation-Aware Datapaths
    Inoue, Keisuke
    Kaneko, Mineo
    Iwagaki, Tsuyoshi
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (04) : 1096 - 1105
  • [6] Power/Ground Supply Voltage Variation-Aware Delay Test Pattern Generation
    Wang, Lu
    Wang, Xutao
    Maleki, Milad
    Liu, Bao
    [J]. 2014 IEEE 32ND VLSI TEST SYMPOSIUM (VTS), 2014,
  • [7] Software Canaries: Software-based Path Delay Fault Testing for Variation-aware Energy-efficient Design
    Sartori, John
    Kumar, Rakesh
    [J]. PROCEEDINGS OF THE 2014 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2014, : 159 - 164
  • [8] Efficient Path Selection for Delay Testing Based on Path Clustering
    Seiichiro Tani
    Mitsuo Teramoto
    Tomoo Fukazawa
    Kazuyoshi Matsuhiro
    [J]. Journal of Electronic Testing, 1999, 15 : 75 - 85
  • [9] Efficient path selection for delay testing based on path clustering
    Tani, S
    Teramoto, M
    Fukazawa, T
    Matsuhiro, K
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 15 (1-2): : 75 - 85
  • [10] An automatic test pattern generator for at-speed robust path delay testing
    Hsu, YC
    Gupta, SK
    [J]. SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 88 - 95