共 50 条
- [42] A SINGLE/DOUBLE PRECISION FLOATING-POINT MULTIPLIER DESIGN FOR MULTIMEDIA APPLICATIONS [J]. ISTANBUL UNIVERSITY-JOURNAL OF ELECTRICAL AND ELECTRONICS ENGINEERING, 2009, 9 (01): : 827 - 831
- [43] FPGA Based Implementation of a Double Precision IEEE Floating-Point Adder [J]. 7TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO 2013), 2013, : 271 - 275
- [44] Performing Floating-Point Accumulation on a modern FPGA in Single and Double Precision [J]. 2010 18TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2010), 2010, : 105 - 108
- [45] Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA [J]. IEEE REGION 10 COLLOQUIUM AND THIRD INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2008, : 334 - 337
- [47] Sinking Point: Dynamic Precision Tracking for Floating-Point [J]. CONFERENCE FOR NEXT GENERATION ARITHMETIC 2019 (CONGA), 2019,
- [48] Use cases of lossy compression for floating-point data in scientific data sets [J]. INTERNATIONAL JOURNAL OF HIGH PERFORMANCE COMPUTING APPLICATIONS, 2019, 33 (06): : 1201 - 1220
- [49] Efficient compression of scientific floating-point data and an application in structural analysis [J]. 1600, Japan Society for Computational Engineering and Science (2017):