Practical Fault Localization with Combinatorial Test Design

被引：6

作者：

Blue, Dale ^{[1
]}

Hicks, Andrew ^{[1
]}

Rawlins, Ryan ^{[1
]}

Tzoref-Brill, Rachel ^{[2
]}

机构：

[1] IBM Corp, Armonk, NY 10504 USA

[2] IBM Res, Haifa, Israel

来源：

2019 IEEE 12TH INTERNATIONAL CONFERENCE ON SOFTWARE TESTING, VERIFICATION AND VALIDATION WORKSHOPS (ICSTW 2019) | 2019年

关键词：

D O I：

10.1109/ICSTW.2019.00063

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

Combinatorial test design is a well-known effective technique for test planning. However, in order to fully realize its potential in industrial settings, it needs to be considered as an integral part of the end to end testing flow rather than as an isolated component. In this work, we present an automated end to end solution for CTD-based test optimization, generation, execution and fault localization, implemented in an industrial framework. We further report on our initial promising experience in applying it to an industrial product.

引用

页码：268 / 271

页数：4

共 50 条

[41] Combinatorial Test Design Using Design-Time Decisions for Variability
Lee, Jihyun
Hwang, Sunmyung
INTERNATIONAL JOURNAL OF SOFTWARE ENGINEERING AND KNOWLEDGE ENGINEERING, 2019, 29 (08) : 1141 - 1158
[42] A Human-centred Framework for Combinatorial Test Design
Spichkova, Maria
Zamansky, Anna
ENASE: PROCEEDINGS OF THE 11TH INTERNATIONAL CONFERENCE ON EVALUATION OF NOVEL SOFTWARE APPROACHES TO SOFTWARE ENGINEERING, 2016, : 228 - 233
[43] Combinatorial Test Architecture Design Using Viewpoint diagram
Nishi, Yasuharu
Katayama, Tetsuro
Yoshizawa, Satomi
IEEE SIXTH INTERNATIONAL CONFERENCE ON SOFTWARE TESTING, VERIFICATION AND VALIDATION WORKSHOPS (ICSTW 2013), 2013, : 295 - 300
[44] MaLT: Machine-Learning-Guided Test Case Design and Fault Localization of Complex Software Systems
Ji, Yi
Mak, Simon
Lekivetz, Ryan
Morgan, Joseph
2024 22ND ACM-IEEE INTERNATIONAL SYMPOSIUM ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN, MEMOCODE 2024, 2024, : 58 - 62
[45] Double fault tolerant full adder design using fault localization
Kuamr, Pankaj
Sharma, Rajender Kuamr
2017 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE & COMMUNICATION TECHNOLOGY (CICT), 2017,
[46] A practical design for a robust fault detection and isolation system
Hwang, DS
Chang, SK
Hsu, PL
INTERNATIONAL JOURNAL OF SYSTEMS SCIENCE, 1997, 28 (03) : 265 - 275
[47] Design of a practical fault-tolerant adder in QCA
Kumar, Dharmendra
Mitra, Debasis
MICROELECTRONICS JOURNAL, 2016, 53 : 90 - 104
[48] Test-Algebra-Based Fault Location Analysis for the Concurrent Combinatorial Testing
Qi, Guanqiu
Tsai, Wei-Tek
Colbourn, Charles J.
Luo, Jie
Zhu, Zhiqin
IEEE TRANSACTIONS ON RELIABILITY, 2018, 67 (03) : 802 - 831
[49] Effective Lightweight Software Fault Localization Combined with Fault Context and Test Suite Optimization
Saxena, Amol
Bhatnagar, Roheet
Srivastava, Devesh Kumar
ENGINEERING LETTERS, 2024, 32 (04) : 835 - 870
[50] Design of a Practical WSN Based Fingerprint Localization System
Zou, Deyue
Chen, Shuyi
Han, Shuai
Meng, Weixiao
An, Di
Li, Jinqiang
Zhao, Wanlong
MOBILE NETWORKS & APPLICATIONS, 2020, 25 (02): : 806 - 818

← 1 2 3 4 5 →