Compact Model of Short-channel Cylindrical ballistic Gate-All-Around MOSFET Including the Source-to-drain Tunneling

被引:4
|
作者
Cheng, H. [1 ]
Zhang, Z. [1 ]
Yang, Z. [1 ]
Liu, Z. [1 ]
机构
[1] Chinese Acad Sci, Dept Ind Control Network & Syst, Shenyang Inst Automat, 114 Nanta St, Shenyang 110016, Liaoning, Peoples R China
关键词
D O I
10.1088/1742-6596/1026/1/012011
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
One compact model of drain current valid in the subthreshold region, for short-channel cylindrical gate-all-around metal-oxide-semiconductor field-effect transistors including the source-to-drain tunneling has been proposed. From a two-dimensional analysis, the drain-induced barrier lowering effect is modeled according to our previous work. In this paper, by introducing the profile of the energy subband level along the electron transport direction into the Wentzel-Kramers-Brillouin approximation, we can numerically derive the expression of the tunneling transmission coefficients. Then, the source-to-drain tunneling current in the subthreshold region is evaluated by using the Landauer formula. The results obtained are compared with non-equilibrium Green's function transport simulations with a good accuracy.
引用
收藏
页数:7
相关论文
共 50 条
  • [41] Surface-Potential-Based Drain Current Model of Gate-All-Around Tunneling FETs
    Chen, Zhanhang
    Shan, Haoliang
    Ding, Ziyi
    Wu, Xia
    Cen, Xiaolin
    Ma, Xiaoyu
    Deng, Wanling
    Huang, Junkai
    IEEE Journal of the Electron Devices Society, 2024, 12 : 948 - 955
  • [42] Dopant-Segregated Schottky Source/Drain Double-Gate MOSFET Design in the Direct Source-to-Drain Tunneling Regime
    Vega, Reinaldo A.
    Liu, Kevin
    Liu, Tsu-Jae King
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (09) : 2016 - 2026
  • [43] Analyses of DC and analog/RF performances for short channel quadruple-gate gate-all-around MOSFET
    Sharma, Dheeraj
    Vishvakarma, Santosh Kumar
    MICROELECTRONICS JOURNAL, 2015, 46 (08) : 731 - 739
  • [44] Analytic potential model for asymmetricunderlap gate-all-around MOSFET
    Wang, Shaodi
    Guo, Xinjie
    Zhang, Lining
    Zhang, Chenfei
    Liu, Zhiwei
    Wang, Guozeng
    Zhang, Yang
    Wu, Wen
    Zhao, Xiaojin
    Wang, Wenping
    Cao, Yu
    Ye, Yun
    Wang, Ruonan
    Ma, Yong
    He, Jin
    NANOTECHNOLOGY 2011: ELECTRONICS, DEVICES, FABRICATION, MEMS, FLUIDICS AND COMPUTATIONAL, NSTI-NANOTECH 2011, VOL 2, 2011, : 776 - 779
  • [45] An Analytical Gate-All-Around MOSFET Model for Circuit Simulation
    Lin, Kuan-Chou
    Ding, Wei-Wen
    Chiang, Meng-Hsueh
    ADVANCES IN MATERIALS SCIENCE AND ENGINEERING, 2015, 2015
  • [46] Modeling of Quasi-Ballistic Silicon Cylindrical Gate-All-Around MOSFETs
    Vimala, P.
    JOURNAL OF NANO RESEARCH, 2015, 32 : 51 - U74
  • [47] Compact Modeling of Quantization Effects for Cylindrical Gate-All-Around MOSFETs
    Cousin, Bastien
    Rozeau, Olivier
    Jaud, Marie-Anne
    Jomaah, Jalal
    ULIS 2009: 10TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION OF SILICON, 2009, : 269 - +
  • [48] An Analytical Model of Gate-All-Around Heterojunction Tunneling FET
    Guan, Yunhe
    Li, Zunchao
    Zhang, Wenhao
    Zhang, Yefei
    Liang, Feng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (02) : 776 - 782
  • [49] A linear "extrinsic" compact model for short-channel MOSFET drain current asymptotic dependence on drain bias in saturation regime
    Turin, V
    Shkarlat, R.
    Poyarkov, V
    Kshensky, O.
    Zebrev, G.
    Iniguez, B.
    Shur, M.
    INTERNATIONAL CONFERENCE ON MICRO- AND NANO-ELECTRONICS 2018, 2019, 11022
  • [50] Suppressed Source-to-Drain Tunneling and Short-Channel Effects for MFIS-type InGaAs and Si Negative-Capacitance FinFETs
    Huang, Shih-En
    Su, Pin
    2021 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), 2021,