Hierarchical composite regular parallel architecture

被引：0
|
作者：
Manjunathaiah, M. [1 ]
机构：
[1] Univ Reading, Sch Syst Engn, Reading, Berks, England
来源：
EIGHTH INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED COMPUTING, PROCEEDINGS | 2009年
关键词：
D O I：
10.1109/ISPDC.2009.41
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
The design space of emerging heterogenous multi-core architectures with re-configurability element makes it feasible to design mixed fine-grained and coarse-grained parallel architectures. This paper presents a hierarchical composite array design which extends the curret design space of regular array design by combining a sequence of transformations. This technique is applied to derive a new design of a pipelined parallel regular array with different dataflow between phases of computation.
引用
收藏
页码：253 / 256
页数：4
相关论文
共 50 条
  • [1] A hierarchical and parallel SoC architecture for vision procesor
    Mei, Kuizhi
    Zhang, Bin
    Ge, Chenyang
    IEICE ELECTRONICS EXPRESS, 2009, 6 (19): : 1380 - 1386
  • [2] ReCPU: a parallel and pipelined architecture for regular expression matching
    Paolieri, Marco
    Bonesana, Ivano
    Santambrogio, Marco D.
    VLSI-SOC 2007: PROCEEDINGS OF THE 2007 IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, 2007, : 19 - +
  • [3] ReCPU: a Parallel and Pipelined Architecture for Regular Expression Matching
    Paolieri, Marco
    Bonesana, Ivano
    Santambrogio, Marco Domenico
    VLSI-SOC: ADVANCED TOPICS ON SYSTEMS ON A CHIP, 2009, 291 : 89 - +
  • [4] Hierarchical State Machine Architecture for Regular Expression Pattern Matching
    Lin, Cheng-Hung
    Hsiao, Hsien-Sheng
    GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 133 - 136
  • [5] Architecture of the parallel hierarchical network for fast image recognition
    Timchenko, Leonid
    Wojcik, Waldemar
    Kokriatskaia, Natalia
    Kutaev, Yuriy
    Ivasyuk, Igor
    Kotyra, Andrzej
    Smailova, Saule
    PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2016, 2016, 10031
  • [6] Hierarchical architecture for parallel query processing on networks of workstations
    Xie, BQ
    Dandamudi, SP
    FIFTH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 1998, : 351 - 358
  • [7] NFA Decomposition and Multiprocessing Architecture for Parallel Regular Expression Processing
    Liu, Yongping
    Sezer, Sakir
    McCanny, John
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 347 - 350
  • [8] Accelerating Regular Expression Matching Using Hierarchical Parallel Machines on GPU
    Lin, Cheng-Hung
    Liu, Chen-Hsiung
    Chang, Shih-Chieh
    2011 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE (GLOBECOM 2011), 2011,
  • [9] Parallel Byzantine Consensus Based on Hierarchical Architecture and Trusted Hardware
    Chen, Xiao
    Ma, Tiejun
    Er-Rahmadi, Btissam
    Hillston, Jane
    Yuan, Guanxu
    IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2024, 21 (06) : 5493 - 5508
  • [10] A Configurable Hierarchical Architecture for Parallel Dynamic Contingency Analysis on GPUs
    Wang, Cong
    Jin, Suangshuang
    Huang, Renke
    Huang, Qiuhua
    Chen, Yousu
    IEEE OPEN ACCESS JOURNAL OF POWER AND ENERGY, 2023, 10 : 187 - 194
12345