A Configurable Hierarchical Architecture for Parallel Dynamic Contingency Analysis on GPUs

被引:2
|
作者
Wang, Cong [1 ]
Jin, Suangshuang [1 ]
Huang, Renke [2 ]
Huang, Qiuhua [2 ]
Chen, Yousu [2 ]
机构
[1] Clemson Univ, Sch Comp, N Charleston, SC 29410 USA
[2] Pacific Northwest Natl Lab, Richland, WA 99354 USA
来源
IEEE OPEN ACCESS JOURNAL OF POWER AND ENERGY | 2023年 / 10卷
关键词
Dynamic contingency analysis; graphic processing unit; parallel computing; multiprocessing; speedup; TRANSIENT STABILITY SIMULATION; POWER-SYSTEMS; PERFORMANCE;
D O I
10.1109/OAJPE.2022.3227800
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
Dynamic contingency analysis (DCA) for modern power systems is fundamental to help researchers and operators look ahead of potential issues, arrange operational plans, and improve system stabilities. However, since the system size and the number of contingency scenarios continue to increase, pursuing more effective computational performance faces many difficulties, such as slow algorithms and limited computing resources. This research accelerates the intensive computations of massive DCAs by implementing a two-level hierarchical computing architecture on graphical processing units (GPUs). The performance of the designed method is examined using four test systems of different sizes and compared with a CPU-based parallel approach. The results show up to 2.8x speedup using one GPU and 4.2x speedup using two GPUs, respectively. More accelerations can be observed once more GPUs are configured. It demonstrates that the proposed architecture can significantly enhance the overall computational performance of massive DCAs while maintaining a strong scaling capability under various resource configurations.
引用
收藏
页码:187 / 194
页数:8
相关论文
共 50 条
  • [1] Enhanced Configurable Parallel Memory Architecture
    Vanne, J
    Aho, E
    Kuusilinna, K
    Hämäläinen, T
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 28 - 35
  • [2] Configurable parallel memory architecture for multimedia computers
    Kuusilinna, K
    Tanskanen, J
    Hämäläinen, T
    Niittylahti, J
    JOURNAL OF SYSTEMS ARCHITECTURE, 2002, 47 (14-15) : 1089 - 1115
  • [3] Address computation in configurable parallel memory architecture
    Aho, E
    Vanne, J
    Kuusilinna, K
    Hämäläinen, TD
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (07): : 1674 - 1681
  • [4] A scalable configurable architecture for the massively parallel GCA model
    Jendrsczok, J.
    Ediger, P.
    Hoffmann, R.
    INTERNATIONAL JOURNAL OF PARALLEL EMERGENT AND DISTRIBUTED SYSTEMS, 2009, 24 (04) : 275 - 291
  • [5] A scalable configurable architecture for the massively parallel GCA model
    Jendrsczok, J.
    Ediger, P.
    Hoffmann, R.
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 79 - 86
  • [6] LINK SWITCHING - A COMMUNICATION ARCHITECTURE FOR CONFIGURABLE PARALLEL SYSTEMS
    CHITTOR, S
    ENBODY, R
    EIGHTH ANNUAL INTERNATIONAL PHOENIX CONFERENCE ON COMPUTERS AND COMMUNICATIONS: 1989 CONFERENCE PROCEEDINGS, 1989, : 386 - 390
  • [7] HYBRID HIERARCHICAL PARALLEL ALGORITHMS FOR STRUCTURE DYNAMIC ANALYSIS
    Yu, Gao-Yuan
    Li, Jun-Jie
    Lou, Yun-Feng
    Jin, Xian-Long
    Gongcheng Lixue/Engineering Mechanics, 2024, 41 (09): : 1 - 8
  • [8] A hierarchical Quality of Service control architecture for configurable multimedia applications
    Li, B
    Kalter, W
    Nahrstedt, K
    JOURNAL OF HIGH SPEED NETWORKS, 2000, 9 (3-4) : 153 - 174
  • [9] Hierarchical Parallel Dynamic Dependence Analysis for Recursively Task-Parallel Programs
    Papakonstantinou, Nikolaos
    Zakkak, Foivos S.
    Pratikakis, Polyvios
    2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2016), 2016, : 933 - 942
  • [10] Hierarchical composite regular parallel architecture
    Manjunathaiah, M.
    EIGHTH INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED COMPUTING, PROCEEDINGS, 2009, : 253 - 256