共 50 条
- [1] Enhanced Configurable Parallel Memory Architecture EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 28 - 35
- [3] Address computation in configurable parallel memory architecture IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (07): : 1674 - 1681
- [5] A scalable configurable architecture for the massively parallel GCA model 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 79 - 86
- [6] LINK SWITCHING - A COMMUNICATION ARCHITECTURE FOR CONFIGURABLE PARALLEL SYSTEMS EIGHTH ANNUAL INTERNATIONAL PHOENIX CONFERENCE ON COMPUTERS AND COMMUNICATIONS: 1989 CONFERENCE PROCEEDINGS, 1989, : 386 - 390
- [7] HYBRID HIERARCHICAL PARALLEL ALGORITHMS FOR STRUCTURE DYNAMIC ANALYSIS Gongcheng Lixue/Engineering Mechanics, 2024, 41 (09): : 1 - 8
- [9] Hierarchical Parallel Dynamic Dependence Analysis for Recursively Task-Parallel Programs 2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2016), 2016, : 933 - 942
- [10] Hierarchical composite regular parallel architecture EIGHTH INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED COMPUTING, PROCEEDINGS, 2009, : 253 - 256