Off current adjustment in ultra-thin SOI MOSFETs

被引：3

作者：

Hartwich, J ^{[1
]}

Dreeskornfeld, L ^{[1
]}

Hofmann, F ^{[1
]}

Kretz, J ^{[1
]}

Landgraf, E ^{[1
]}

Luyken, RJ ^{[1
]}

Specht, M ^{[1
]}

Städele, M ^{[1
]}

Schulz, T ^{[1
]}

Rösner, W ^{[1
]}

Risch, L ^{[1
]}

机构：

[1] Infineon Technol AG, Corp Res, D-81730 Munich, Germany

来源：

ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE | 2004年

关键词：

D O I：

10.1109/ESSDER.2004.1356550

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This work reports a detailed study of nanoscale ultra-thin (UT) SOI MOSFETs for low power applications. Partially depleted (PD) and fully depleted (FD) NMOS and PMOS devices with a wide range of gate lengths down to 25nm and silicon thicknesses of 25nm and 16nm have been analysed. Gate oxide thicknesses of 2.5nm and 1.8nm have also been.f'current adjustment by compared. We demonstrate of channel implantation whereby, together with work,function engineering, a suitable solution for multiple Vt SOI CMOS technology could be provided.

引用

页码：305 / 308

页数：4

共 50 条

[41] Influences of buried-oxide interface on inversion-layer mobility in ultra-thin SOI MOSFETs
Koga, J
Takagi, S
Toriumi, A
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (06) : 1042 - 1048
[42] A COMPARATIVE STUDY ON ANALOG/RF PERFORMANCE OF ULTRA-THIN BODY (UTB) SOI AND DOUBLE GATE MOSFETs
Soin, Norhayati
Lun, Yan Ching
ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2008, : 76 - 81
[43] Evidence of mesoscopic carrier transport in SOI-MOSFETs with ultra-thin active Si-layer
Ueno, H
Tanaka, M
Morikawa, K
Takahashi, T
Miura-Mattausch, M
Omura, Y
PHYSICA B-CONDENSED MATTER, 2002, 314 (1-4) : 367 - 371
[44] Antenna protection strategy for ultra-thin gate MOSFETs
Krishnan, S
Amerasekera, A
1998 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 36TH ANNUAL, 1998, : 302 - 306
[45] Extreme scaling with ultra-thin Si channel MOSFETs
Doris, B
Ieong, M
Kanarsky, T
Zhang, Y
Roy, RA
Dokumaci, O
Ren, ZB
Jamin, FF
Shi, L
Natzle, W
Huang, HJ
Mezzapelle, J
Mocuta, T
Womack, S
Gribelyuk, M
Jones, TC
Miller, RJ
Wong, HSP
Haensch, W
INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 267 - 270
[46] Surface roughness limited mobility modeling in ultra-thin SOI and quantum well III-V MOSFETs
Lizzit, Daniel
Esseni, David
Palestri, Pierpaolo
Selmi, Luca
2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
[47] Analytical short-channel effect model for ultra-thin SOI MOSFETs including floating body effects
Adan, AO
Fukushima, Y
Higashi, K
Kagisawa, A
1997 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 106 - 107
[48] DC and AC hot-carrier characteristics of partially depleted SOI MOSFETs with ultra-thin gate dielectrics
Zhao, E
Chan, J
Zhang, J
Marathe, A
Taylor, K
2003 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP - FINAL REPORT, 2003, : 49 - 51
[49] Development of an analytical mobility model for the simulation of ultra-thin single- and double-gate SOI MOSFETs
Alessandrini, M
Esseni, D
Fiegna, C
SOLID-STATE ELECTRONICS, 2004, 48 (04) : 589 - 595
[50] Fabrication of SOI substrates with ultra-thin Si layers
Hobart, KD
Kub, FJ
Jernigan, GG
Twigg, ME
Thompson, PE
ELECTRONICS LETTERS, 1998, 34 (12) : 1265 - 1267

← 1 2 3 4 5 →