Off current adjustment in ultra-thin SOI MOSFETs

被引：3

作者：

Hartwich, J ^{[1
]}

Dreeskornfeld, L ^{[1
]}

Hofmann, F ^{[1
]}

Kretz, J ^{[1
]}

Landgraf, E ^{[1
]}

Luyken, RJ ^{[1
]}

Specht, M ^{[1
]}

Städele, M ^{[1
]}

Schulz, T ^{[1
]}

Rösner, W ^{[1
]}

Risch, L ^{[1
]}

机构：

[1] Infineon Technol AG, Corp Res, D-81730 Munich, Germany

来源：

ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE | 2004年

关键词：

D O I：

10.1109/ESSDER.2004.1356550

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This work reports a detailed study of nanoscale ultra-thin (UT) SOI MOSFETs for low power applications. Partially depleted (PD) and fully depleted (FD) NMOS and PMOS devices with a wide range of gate lengths down to 25nm and silicon thicknesses of 25nm and 16nm have been analysed. Gate oxide thicknesses of 2.5nm and 1.8nm have also been.f'current adjustment by compared. We demonstrate of channel implantation whereby, together with work,function engineering, a suitable solution for multiple Vt SOI CMOS technology could be provided.

引用

页码：305 / 308

页数：4

共 50 条

[1] RELIABILITY OF ULTRA-THIN SOI MOSFETS
TSUCHIYA, T
MICROELECTRONIC ENGINEERING, 1995, 28 (1-4) : 371 - 378
[2] Simulation of tunneling gate current in ultra-thin SOI MOSFETs
Fiegna, C
Abramo, A
2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 110 - 113
[3] Transport study of ultra-thin SOI MOSFETs
Naser, B
Cho, KH
Hwang, SW
Bird, JP
Ferry, DK
Goodnick, SM
Park, BG
Ahn, D
PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2003, 19 (1-2): : 39 - 43
[4] Design considerations of ultra-thin body SOI MOSFETs
Tian, Y
Huang, R
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 283 - 286
[5] Device design considerations for ultra-thin SOI MOSFETs
Doris, B
Ieong, T
Zhu, H
Zhang, Y
Steen, M
Natzle, W
Callegari, S
Narayanan, V
Cai, J
Ku, SH
Jamison, P
Li, T
Ren, Z
Ku, V
Boyd, D
Kanarsky, T
D'Emic, I
Newport, M
Dobuzinsky, D
Deshpande, S
Petrus, J
Jammy, R
Haensch, W
2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 631 - 634
[6] Parasitic bipolar effect in ultra-thin FD SOI MOSFETs
Liu, F. Y.
Ionica, I.
Bawedin, M.
Cristoloveanu, S.
SOLID-STATE ELECTRONICS, 2015, 112 : 29 - 36
[7] Examination of hole mobility in ultra-thin body SOI MOSFETs
Ren, ZB
Solomon, PM
Kanarsky, T
Doris, B
Dokumaci, O
Oldiges, P
Roy, RA
Jones, EC
Ieong, M
Miller, RJ
Haensch, W
Wong, HSP
INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 51 - 54
[8] Analytical subthreshold current modeling of nanoscale ultra-thin body ultra-thin box SOI MOSFETs with a vertical gaussian doping profile
Sufen Wei
Guohe Zhang
Huixiang Huang
Jing Liu
Zhibiao Shao
Li Geng
Cheng-Fu Yang
Microsystem Technologies, 2018, 24 : 179 - 192
[9] Analytical subthreshold current modeling of nanoscale ultra-thin body ultra-thin box SOI MOSFETs with a vertical gaussian doping profile
Wei, Sufen
Zhang, Guohe
Huang, Huixiang
Liu, Jing
Shao, Zhibiao
Geng, Li
Yang, Cheng-Fu
MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2018, 24 (01): : 179 - 192
[10] Performance of SOI MOSFETs with Ultra-Thin Body and Buried-Oxide
Ohata, A.
Bae, Y.
Cristoloveanu, S.
Fenouillet-Beranger, C.
Perreau, P.
Faynot, O.
ADVANCED SEMICONDUCTOR-ON-INSULATOR TECHNOLOGY AND RELATED PHYSICS 15, 2011, 35 (05): : 247 - 252

← 1 2 3 4 5 →