Wafer-level bonding/stacking technology for 3D integration

被引：159
|
作者：
Ko, Cheng-Ta [1 ]
Chen, Kuan-Neng [1 ]
机构：
[1] Natl Tsing Hua Univ, Dept Elect Engn, Hsinchu 300, Taiwan
来源：
MICROELECTRONICS RELIABILITY | 2010年 / 50卷 / 04期
关键词：
SILICON;
D O I：
10.1016/j.microrel.2009.09.015
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Enhanced transmission speeds, lower power consumption, better performance, and smaller form factors are reported as advantages in many devices and applications when using 3D integration. One core technique for performing 3D interconnection is stacked bonding. In this paper, wafer-level bonding technologies are reviewed and described in detail, including bonding materials and bonding conditions. The corresponding 3D integration technologies and platforms developed world-wide are also organized and addressed. (C) 2009 Elsevier Ltd. All rights reserved.
引用
收藏
页码：481 / 488
页数：8
相关论文
共 50 条
  • [31] Planarization issues in wafer-level three-dimensional (3D) integration
    Lu, JQ
    Rajagopalan, G
    Gupta, M
    Cale, TS
    Gutmann, RJ
    ADVANCES IN CHEMICAL-MECHANICAL POLISHING, 2004, 816 : 217 - 228
  • [32] Enabling technologies for wafer-level bonding of 3D MEMS and integrated circuit structures
    Topol, AW
    Furman, BK
    Guarini, KW
    Shi, L
    Cohen, GM
    Walker, GF
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 931 - 938
  • [33] Effects of surface treatment on the bonding quality of wafer-level Cu-to-Cu thermo-compression bonding for 3D integration
    Fan, J.
    Lim, D. F.
    Tan, C. S.
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2013, 23 (04)
  • [34] Wafer Level 3D Stacking using Smart Cut™ and Metal-Metal Direct Bonding Technology
    Di Cioccio, L.
    Radu, I.
    Baudin, F.
    Mounier, A.
    Lacave, T.
    Delaye, V.
    Imbert, B.
    Chevalier, N.
    Mariolle, D.
    Thieffry, S.
    Mazen, F.
    Gaudin, G.
    Signamarcheix, T.
    SEMICONDUCTOR WAFER BONDING 12: SCIENCE, TECHNOLOGY, AND APPLICATIONS, 2012, 50 (07): : 169 - 175
  • [35] Smart Stacking™ and Smart Cut™ Technologies for Wafer level 3D Integration
    Sadaka, Mariam
    Radu, Ionut
    Lagahe-Blanchard, Chrystelle
    Di Cioccio, Lea
    2013 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2013, : 231 - 234
  • [36] Optimization and characterization of wafer-level adhesive bonding with patterned dry-film photoresist for 3D MEMS integration
    Huesgen, Till
    Lenk, Gabriel
    Albrecht, Bjoern
    Vulto, Paul
    Lemke, Thomas
    Woias, Peter
    SENSORS AND ACTUATORS A-PHYSICAL, 2010, 162 (01) : 137 - 144
  • [37] Chip-to-Wafer (C2W) 3D Integration with Well-Controlled Template Alignment and Wafer-Level Bonding
    Chen, Qianwen
    Zhang, Dingyou
    Wang, Zheyao
    Liu, Litian
    Lu, James Jian-Qiang
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1 - 6
  • [38] Wafer-level Cu-Cu bonding technology
    Tang, Ya-Sheng
    Chang, Yao-Jen
    Chen, Kuan-Neng
    MICROELECTRONICS RELIABILITY, 2012, 52 (02) : 312 - 320
  • [39] Reliability and structural design of a wafer-level 3D integration scheme with W TSVs based on Cu-oxide hybrid wafer bonding
    Chen, K. N.
    Shaw, T. M.
    Cabral, C., Jr.
    Zuo, G.
    2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
  • [40] FAN-OUT WAFER-LEVEL PACKAGING FOR 3D IC HETEROGENEOUS INTEGRATION
    Lau, John H.
    2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2018,
12345