High-level design flow for all-digital PLLs\

被引：1

作者：

Dondi, Silvia

Strandberg, Roland ^{[1
]}

Nilsson, Magnus ^{[1
]}

Boni, Andrea ^{[1
]}

Andreani, Pietro ^{[1
]}

机构：

[1] Univ Parma, Dipartimento Ingn Informaz, Vle GP Usberti 181-A, I-43100 Parma, Italy

来源：

24TH NORCHIP CONFERENCE, PROCEEDINGS | 2006年

关键词：

D O I：

10.1109/NORCHP.2006.329221

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Deep-submicrometer CMOS processes are not suitable for traditional analog circuit design but they provide new opportunities of integrating complex digital functions. Within RF wireless communications, frequency synthesis stands out as a fundamental feature and novel digital solutions have been suggested for its implementation. Moving from an existing model, the goal of this paper is to outline the steps of a high-level approach to the design of an all-digital phase-locked loop (ADPLL).

引用

页码：247 / +

页数：2

共 50 条

[1] Insights into Wideband Fractional All-Digital PLLs for RF Applications
Temporiti, Enrico
Weltin-Wu, Colin
Baldi, Daniele
Tonietto, Riccardo
Svelto, Francesco
[J]. PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 37 - +
[2] An all-digital DFT scheme for testing catastrophic faults in PLLs
Azaïs, F
Bertrand, Y
Renovell, M
Ivanov, A
Tabatabaei, S
[J]. IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (01): : 60 - 67
[3] Computational Locking: Accelerating Lock-times in All-Digital PLLs
Rahman, Fahim Ur
Taylor, Greg F.
Sathe, Visvesh S.
[J]. 2017 SYMPOSIUM ON VLSI CIRCUITS, 2017, : C184 - C185
[4] A distributed synchronization of all-digital PLLs network for clock generation in synchronous SOCs
Shan, Chuan
Zianbetov, Eldar
Anceau, Francois
Billoint, Olivier
Galayko, Dimitri
[J]. 2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
[5] Design of an All-Digital LVDS Driver
Lu, Hungwen
Wang, Hsin-Wen
Su, Chauchin
Liu, Chien-Nan Jimmy
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (08) : 1635 - 1644
[6] High-level graphical abstraction in digital design
Pearson, MW
Lyons, PJ
Apperley, MD
[J]. VLSI DESIGN, 1996, 5 (01) : 101 - 110
[7] Design scheme for an all-digital phase locked loop with a high performance
Qu B.
Cheng T.
Yu D.
Li Z.
Zhou W.
Li S.
Liu L.
[J]. Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2019, 46 (01): : 112 - 116
[8] Time-Domain Modeling of All-Digital PLLs to Single-Event Upset Perturbations
Chen, Y. P.
Massengill, L. W.
Sternberg, A. L.
Zhang, E. X.
Kauppila, J. S.
Yao, M.
Amort, A. L.
Bhuva, B. L.
Holman, W. T.
Loveless, T. D.
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (01) : 311 - 317
[9] Modeling simulation of noise in closed-loop all-digital PLLs using Verilog-A
Fergusson, W. Walter
Patel, Rakesh H.
Bereza, William
[J]. PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 857 - +
[10] Experiences with high-level design and modelling of digital systems
Sangwine, SJ
[J]. INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING EDUCATION, 1995, 32 (04) : 333 - 340

← 1 2 3 4 5 →