Thermal scaling of ultra-thin SOI: Reduced resistance at low temperature RTA

被引：0

作者：

Yang, JH ^{[1
]}

Oh, J ^{[1
]}

Im, K ^{[1
]}

Baek, IB ^{[1
]}

Ahn, CG ^{[1
]}

Park, J ^{[1
]}

Cho, WJ ^{[1
]}

Lee, S ^{[1
]}

机构：

[1] Elect & Telecommun Res Inst, Furture Technol Res Div, Taejon 305350, South Korea

来源：

ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE | 2004年

关键词：

D O I：

10.1109/ESSDER.2004.1356512

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper explores the effect of silicon-on-Insulator (SOI) thickness scaling on its electrical property. It is observed, for the first time, that the sheet resistance of ultra-thin SOI is lower than that of thick SOI under the same condition of plasma doping and thermal annealing at low RTA temperature. This shows that dopant profile distribution and activation efficiency are different with different SOI thickness and different RTA temperature. In this work, we investigated the sheet resistance of SOI and made a comparative study of change in drain saturation current of long channel FD SOI-MOSFET fabricated with various SOI thickness and RTA temperature for the understanding thermal scaling of ultra-thin SOI.

引用

页码：153 / 156

页数：4

共 50 条

[21] Ultra-Thin SOI for 20nm node and beyond
Aulnette, C.
Schwarzenbach, W.
Daval, N.
Bonnin, O.
Nguyen, B-Y
Mazure, C.
Maleville, C.
Cheng, K.
Ponoth, S.
Khakifirooz, A.
Hook, T.
Doris, B.
2011 IEEE INTERNATIONAL SOI CONFERENCE, 2011,
[22] Conduction in ultra-thin SOI nanowires prototyped by FIB milling
Pott, Vincent
Ionescu, Adrian M.
MICROELECTRONIC ENGINEERING, 2006, 83 (4-9) : 1718 - 1720
[23] Surface roughness and device layer thickness for ultra-thin SOI
Current, MI
Malik, IJ
Fuerfanger, M
Flat, A
Sullivan, J
2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 111 - 112
[24] Simulation of tunneling gate current in ultra-thin SOI MOSFETs
Fiegna, C
Abramo, A
2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 110 - 113
[25] Formation of ultra-thin SOI by dose-energy optimization
Meng, C
Xiang, W
Dong, YM
Liu, XH
Yi, WB
Jing, C
Xi, W
2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 113 - 114
[26] Low field electron mobility in ultra-thin SOI MOSFETs: experimental characterization and theoretical investigation
Esseni, D
Sangiorgi, E
SOLID-STATE ELECTRONICS, 2004, 48 (06) : 927 - 936
[27] Measurements of low field mobility in ultra-thin SOI n- and p-MOSFETs
Mastrapasqua, M
Esseni, D
Celler, GK
Fiegna, C
Selmi, L
Sangiorgi, E
MICROELECTRONIC ENGINEERING, 2001, 59 (1-4) : 409 - 416
[28] Precise thickness control for ultra-thin SOI in ELTRAN® SOI-EpiTM wafer
Sato, N
Kakizaki, Y
Atoji, T
Notsu, K
Miyabayashi, H
Ito, M
Yonehara, T
2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 209 - 210
[29] Study of low field electron transport in ultra-thin single and double gate SOI MOSFETS
Esseni, D
Abramo, A
Selmi, L
Sangiorgi, E
INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 719 - 722
[30] SCALING ON THE MOBILITY THRESHOLD IN ULTRA-THIN CESIUM FILMS
ASTRAKHARCHIK, EG
JOURNAL OF PHYSICS-CONDENSED MATTER, 1993, 5 (32) : 5929 - 5932

← 1 2 3 4 5 →