Thermal scaling of ultra-thin SOI: Reduced resistance at low temperature RTA

被引：0

作者：

Yang, JH ^{[1
]}

Oh, J ^{[1
]}

Im, K ^{[1
]}

Baek, IB ^{[1
]}

Ahn, CG ^{[1
]}

Park, J ^{[1
]}

Cho, WJ ^{[1
]}

Lee, S ^{[1
]}

机构：

[1] Elect & Telecommun Res Inst, Furture Technol Res Div, Taejon 305350, South Korea

来源：

ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE | 2004年

关键词：

D O I：

10.1109/ESSDER.2004.1356512

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper explores the effect of silicon-on-Insulator (SOI) thickness scaling on its electrical property. It is observed, for the first time, that the sheet resistance of ultra-thin SOI is lower than that of thick SOI under the same condition of plasma doping and thermal annealing at low RTA temperature. This shows that dopant profile distribution and activation efficiency are different with different SOI thickness and different RTA temperature. In this work, we investigated the sheet resistance of SOI and made a comparative study of change in drain saturation current of long channel FD SOI-MOSFET fabricated with various SOI thickness and RTA temperature for the understanding thermal scaling of ultra-thin SOI.

引用

页码：153 / 156

页数：4

共 50 条

[1] Thermal analysis of ultra-thin body device scaling
Pop, E
Dutton, R
Goodson, K
2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 883 - 886
[2] RELIABILITY OF ULTRA-THIN SOI MOSFETS
TSUCHIYA, T
MICROELECTRONIC ENGINEERING, 1995, 28 (1-4) : 371 - 378
[3] Metrology Challenges for the Ultra-thin SOI
Kononchuk, Oleg
Riou, Gregory
Brun, Roland
Moulin, Cecile
FRONTIERS OF CHARACTERIZATION AND METROLOGY FOR NANOELECTRONICS: 2011, 2011, 1395
[4] Thermal management of ultra-thin SOI devices: Effects of phonon confinement
Balandin, A
Tang, YS
Wang, KL
SILICON-BASED OPTOELECTRONICS, 1999, 3630 : 135 - 142
[5] Ultra-thin Strained-SOI CMOS for High Temperature Operation
Maeda, T. (t-maeda@aist.go.jp), 1600, (Institute of Electrical and Electronics Engineers Inc.):
[6] Source/drain resistance modeling in bulk and ultra-thin body SOI MOSFETs
Kim, SD
Yuan, J
Woo, JCS
FIFTH INTERNATIONAL WORKSHOP ON JUNCTION TECHNOLOGY, 2005, : 95 - 98
[7] Transport study of ultra-thin SOI MOSFETs
Naser, B
Cho, KH
Hwang, SW
Bird, JP
Ferry, DK
Goodnick, SM
Park, BG
Ahn, D
PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2003, 19 (1-2): : 39 - 43
[8] A low temperature single-step RTA process to form ultra-thin CoSi2 for MOSFET applications
Sherony, MJ
Sriram, TS
England, C
Pelillo, A
Harris, WC
Miller, SJ
Bill, SA
Yang, IY
Wei, A
Antoniadis, DA
SILICIDE THIN FILMS - FABRICATION, PROPERTIES, AND APPLICATIONS, 1996, 402 : 209 - 214
[9] Ultra-thin, highly uniform thin film SOI MOSFET with low series resistance using pattern-constrained epitaxy (PACE)
Wong, HS
Chan, K
Lee, Y
Roper, P
Taur, Y
1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, : 94 - 95
[10] Design considerations of ultra-thin body SOI MOSFETs
Tian, Y
Huang, R
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 283 - 286

← 1 2 3 4 5 →