VLSI implementation of a neural network classifier

被引：0
|
作者：
Mandisodza, RLK [1 ]
Luke, DM [1 ]
Pochec, P [1 ]
机构：
[1] UNIV NEW BRUNSWICK,FAC COMP SCI,DEPT ELECT ENGN,FREDERICTON,NB E3B 5A3,CANADA
来源：
1996 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING - CONFERENCE PROCEEDINGS, VOLS I AND II: THEME - GLIMPSE INTO THE 21ST CENTURY | 1996年
关键词：
Hopfield classifier; EDA; verilog-HDL; FPGA; synthesis; pattern classification/recognition;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：178 / 181
页数：4
相关论文
共 50 条
  • [21] VLSI Implementation of Neural Classifiers
    Rao, Arun
    Walker, Mark R.
    Clark, Lawrence T.
    Akers, L. A.
    Grondin, R. O.
    [J]. NEURAL COMPUTATION, 1990, 2 (01) : 35 - 43
  • [22] Neural networks based real time classifier for wireless sensor networks and framework for VLSI implementation
    Akojwar, Sudhir G.
    Patrikar, Rajendra. A.
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 1381 - +
  • [23] VLSI Implementation of Deep Neural Network Using Integral Stochastic Computing
    Ardakani, Arash
    Leduc-Primeau, Francois
    Onizawa, Naoya
    Hanyu, Takahiro
    Gross, Warren J.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (10) : 2688 - 2699
  • [24] A MULTILAYERED FEED FORWARD NEURAL-NETWORK SUITABLE FOR VLSI IMPLEMENTATION
    MAZUMDAR, HS
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 1995, 19 (04) : 231 - 234
  • [25] VLSI implementation of a Binary Neural Network-two case studies
    Bermak, A
    Austin, J
    [J]. PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS FOR NEURAL, FUZZY AND BIO-INSPIRED SYSTEMS, MICORNEURO'99, 1999, : 374 - 379
  • [26] VLSI Implementation of a Bio-Inspired Olfactory Spiking Neural Network
    Hsieh, Hung-Yi
    Tang, Kea-Tiong
    [J]. IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2012, 23 (07) : 1065 - 1073
  • [27] Multi-objective Optimization for VLSI Implementation of Artificial Neural Network
    Shinde, Jitesh R.
    Salankar, S.
    [J]. 2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2015, : 1694 - 1700
  • [28] FPGA IMPLEMENTATION OF A NEURAL NETWORK CLASSIFIER FOR GAS SENSOR ARRAY APPLICATIONS
    Benrekia, Faycal
    Attari, Mokhtar
    Bermak, Amine
    Belhout, Khaled
    [J]. 2009 6TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS AND DEVICES, VOLS 1 AND 2, 2009, : 1040 - 1045
  • [29] Spiking Neural Classifier with Lumped Dendritic Nonlinearity and Binary Synapses: A Current Mode VLSI Implementation and Analysis
    Bhaduri, Aritra
    Banerjee, Amitava
    Roy, Subhrajit
    Kar, Sougata
    Basu, Arindam
    [J]. NEURAL COMPUTATION, 2018, 30 (03) : 723 - 760
  • [30] An analog VLSI time-delay neural network implementation for phoneme recognition
    Gatt, E
    Micallef, J
    Chilton, E
    [J]. PROCEEDINGS OF THE 2000 6TH IEEE INTERNATIONAL WORKSHOP ON CELLULAR NEURAL NETWORKS AND THEIR APPLICATIONS (CNNA 2000), 2000, : 315 - 320
12345