A model for the distortion due to switch on-resistance in sample-and-hold circuits

被引：0

作者：

Centurelli, Francesco ^{[1
]}

Monsurro, Pietro ^{[1
]}

Trifiletti, Alessandro ^{[1
]}

机构：

[1] Univ Roma La Sapienza, Dipartimento Ingn Elettron, Via Eudossiana 18, I-00184 Rome, Italy

来源：

2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A behavioral model of a sample-and-hold circuit is presented, focused on the distortion due to the nonlinear switch On-resistance. A simplified expression for third-order harmonic distortion has been derived, by using a quadratic MOS model where body effect is neglected, and it h as been extended to the case of a transmission gate switch. Both the behavioral model and the distortion estimation have been validated by comparison with Cadence simulations, and very low errors have been obtained over a wide range of circuital and signal parameters.

引用

页码：4787 / +

页数：2

共 50 条

[21] C-MOS SWITCH SPEEDS UP SAMPLE-AND-HOLD CIRCUIT
BUCHANAN, JE
ELECTRONICS, 1973, 46 (20): : 127 - 128
[22] CMOS Sample-and-Hold Circuit Using Current Conveyor Analogue Switch
Nonthaputha, Thanat
Kumngern, Montree
Lerkvaranyu, Somkiat
2016 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS), 2016, : 66 - 69
[23] On the use of time-varying delay to represent sample-and-hold circuits
Mirkin, Leonid
PROCEEDINGS OF THE 46TH IEEE CONFERENCE ON DECISION AND CONTROL, VOLS 1-14, 2007, : 661 - 666
[24] DESIGN CRITERIA FOR RECONSTRUCTION-FILTER OPTIMIZED SAMPLE-AND-HOLD CIRCUITS
PICHLER, H
PAVUZA, F
JOURNAL OF THE AUDIO ENGINEERING SOCIETY, 1984, 32 (12): : 1009 - 1009
[25] A Distortion Reduction technique for Bootstrapped-Gate MOS Sample-and-Hold Circuits using Body-Effect Compensation
Sen, S.
Shaik, K. A.
Mukherjee, J.
Dhalvaniya, P.
2014 IEEE FAIBLE TENSION FAIBLE CONSOMMATION (FTFC), 2014,
[26] Jitter Suppression Techniques for High-Speed Sample-and-Hold Circuits
Jamali-Zavareh, Shiva
Harjani, Ramesh
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (01) : 1 - 11
[27] JITTER REQUIREMENTS FOR BANDPASS SAMPLING RECEIVERS UTILIZING SAMPLE-AND-HOLD CIRCUITS
Almeroth, Bjoern
Fettweis, Gerhard
2014 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2014,
[28] Performance analysis of high-accuracy CMOS sample-and-hold circuits
Le, HP
Zayegh, A
Singh, J
MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 269 - 276
[29] A novel integrated CMOS switch circuit for high precision sample-and-hold technique
Li, MF
Yep, SY
Lim, YC
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1997, 12 (03) : 211 - 215
[30] USE OF SAMPLE-AND-HOLD DELAY CIRCUITS FOR SYNTHESIS OF RAISED-COSINE FILTERS
ANDREWS, RS
CONSTANTINIDES, AG
TURNER, LF
PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1974, 121 (03): : 169 - 172

← 1 2 3 4 5 →