共 50 条
- [33] Efficient Emulation of Quantum Circuits on Classical Hardware [J]. 2015 IEEE 6TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2015,
- [36] Automated design of error-resilient and hardware-efficient deep neural networks [J]. NEURAL COMPUTING & APPLICATIONS, 2020, 32 (24): : 18327 - 18345
- [37] Error-Aware Design Procedure to Implement Hardware-Efficient Antilogarithmic Converters [J]. Circuits, Systems, and Signal Processing, 2019, 38 : 4266 - 4279
- [38] Automated design of error-resilient and hardware-efficient deep neural networks [J]. Neural Computing and Applications, 2020, 32 : 18327 - 18345