Normally-Off Sputtered-MoS2 nMISFETs with MoSi2 Contact by Sulfur Powder Annealing and ALD Al2O3 Gate Dielectric for Chip Level Integration

被引：0

作者：

Matsuura, K. ^{[1
]}

Hamada, M. ^{[1
]}

Hamada, T. ^{[1
]}

Tanigawa, H. ^{[1
]}

Sakamoto, T. ^{[1
]}

Cao, W. ^{[2
]}

Parto, K. ^{[2
]}

Hori, A. ^{[1
]}

Muneta, I. ^{[1
]}

Kawanago, T. ^{[1
]}

Kakushima, K. ^{[1
]}

Tsutsui, K. ^{[1
]}

Ogura, A. ^{[3
]}

Banerjee, K. ^{[1
,2
]}

Wakabayashi, H. ^{[1
]}

机构：

[1] Tokyo Inst Technol, Dept Elect & Elect Engn, Yokohama, Kanagawa, Japan

[2] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA

[3] Meiji Univ, Grad Sch Sci & Technol, Kawasaki, Kanagawa, Japan

来源：

2019 NINETEENTH INTERNATIONAL WORKSHOP ON JUNCTION TECHNOLOGY (IWJT) | 2019年

关键词：

Transition metal di-chalcogenide; MoS2; Normally-off; Sputtering; Sulfur powder anneal; MoSi2;

D O I：

10.23919/iwjt.2019.8802622

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

We have successfully fabricated chip-level integrated nMISFETs with sputtered molybdenum disulfide (MoS2) thin channel using sulfur-powder annealing (SPA) and molybdenum disilicide (MoSi2) contact which show n-type-normally-off operation in accumulation. SPA intentionally compensated sulfur vacancies of sputtered MoS2 film. Eventually, we achieved a normally-off operation, which realizes industrial chip-level LSIs with MoS2 channel.

引用

页数：4

共 50 条

[41] Interface Properties Study on SiC MOS with High-κ Al2O3 Gate Dielectric
Liang, Lin
Li, Wei
Li, Sichao
Li, Xuefei
Wu, Yanqing
[J]. 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 67 - 69
[42] Characterization of 4H-SiC MOS structures with Al2O3 as gate dielectric
Paskaleva, A
Ciechonski, RR
Syväjärvi, M
Atanassova, E
Yakimova, R
[J]. SILICON CARBIDE AND RELATED MATERIALS 2004, 2005, 483 : 709 - 712
[43] High Performance Normally-Off Al2O3/AlGaN/GaN MOS-HEMTs Using Diffusion-Controlled Interface Oxidation Technique
Zhu, Jiejie
Ma, Mi
Zhu, Qing
Hou, Bin
Chen, Lixiang
Yang, Ling
Zhou, Xiaowei
Ma, Xiaohua
Hao, Yue
[J]. 2018 1ST WORKSHOP ON WIDE BANDGAP POWER DEVICES AND APPLICATIONS IN ASIA (WIPDA ASIA), 2018, : 135 - 139
[44] Integration of 3-Level MoS2 Multibridge Channel FET With 2D Layered Contact and Gate Dielectric
Hitesh, S.
Dasika, Pushkar
Watanabe, Kenji
Taniguchi, Takashi
Majumdar, Kausik
[J]. IEEE ELECTRON DEVICE LETTERS, 2022, 43 (11) : 1993 - 1996
[45] Effects of annealing temperature on electrical characteristics of sputtered Al/Al2O3/p-Si (MOS) capacitors
Kaya, Senol
Budak, Erhan
Yilmaz, Ercan
[J]. TURKISH JOURNAL OF PHYSICS, 2018, 42 (04): : 470 - 477
[46] O3-sourced atomic layer deposition of high quality Al2O3 gate dielectric for normally-off GaN metal-insulator-semiconductor high-electron-mobility transistors
Huang, Sen
Liu, Xinyu
Wei, Ke
Liu, Guoguo
Wang, Xinhua
Sun, Bing
Yang, Xuelin
Shen, Bo
Liu, Cheng
Liu, Shenghou
Hua, Mengyuan
Yang, Shu
Chen, Kevin J.
[J]. APPLIED PHYSICS LETTERS, 2015, 106 (03)
[47] Improved Microwave Noise and Linearity Performance in GaN MISHEMTs on Silicon with ALD Al2O3 as Gate Dielectric
Liu, Z. H.
Ng, G. I.
Arulkumaran, S.
Maung, Y. K. T.
Teo, K. L.
Foo, S. C.
Vicknesh, S.
[J]. 2010 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2010, : 41 - 44
[48] Interface and border trapping effects in normally-off Al2O3/AlGaN/GaN MOS-HEMTs with different post-etch surface treatments*
Jing, Si-Qi
Ma, Xiao-Hua
Zhu, Jie-Jie
Zhang, Xin-Chuang
Liu, Si-Yu
Zhu, Qing
Hao, Yue
[J]. CHINESE PHYSICS B, 2020, 29 (10)
[49] Interface and border trapping effects in normally-off Al2O3/AlGaN/GaN MOS-HEMTs with different post-etch surface treatments
荆思淇
马晓华
祝杰杰
张新创
刘思雨
朱青
郝跃
[J]. Chinese Physics B, 2020, (10) : 531 - 535
[50] High-Speed AlN/GaN MOS-HFETs With Scaled ALD Al2O3 Gate Insulators
Corrion, A. L.
Shinohara, K.
Regan, D.
Milosavljevic, I.
Hashimoto, P.
Willadsen, P. J.
Schmitz, A.
Kim, S. J.
Butler, C. M.
Brown, D.
Burnham, S. D.
Micovic, M.
[J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (08) : 1062 - 1064

← 1 2 3 4 5 →