Low-Power Parametric Wavelength Conversion in 45nm Microelectronics CMOS Silicon-On-Insulator Technology

被引:0
|
作者
Gentry, Cale M. [1 ]
Wade, Mark T. [1 ]
Zeng, Xiaoge [1 ]
Pavanello, Fabio [1 ]
Popovic, Milos A. [1 ]
机构
[1] Univ Colorado, Dept Elect Comp & Energy Engn, Boulder, CO 80309 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We demonstrate seeded four-wave mixing in a photonic circuit fabricated within an unmodified commercial microelectronics CMOS SOI platform, using a minimally dispersive microcavity design. (c) 2014 Optical Society of America
引用
收藏
页数:2
相关论文
共 50 条
  • [1] RF Modeling of 45nm Low-Power CMOS Technology
    Wang, Jing
    Li, Hongmei
    Pan, Li-Hong
    Gogineni, Usha
    Groves, Robert
    Jagannathan, Basanth
    Na, Myung-Hee
    Tonti, William
    Wachnik, Richard
    NANOTECH CONFERENCE & EXPO 2009, VOL 3, TECHNICAL PROCEEDINGS: NANOTECHNOLOGY 2009: BIOFUELS, RENEWABLE ENERGY, COATINGS FLUIDICS AND COMPACT MODELING, 2009, : 628 - +
  • [2] Post-Silicon Tuning Capabilities of 45nm Low-Power CMOS Digital Circuits
    Meijer, Maurice
    Liu, Bo
    van Veen, Rutger
    de Gyvez, Jose Pineda
    2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 110 - +
  • [3] CMOS Level Shifters for Low Power Applications using 45nm Technology
    Swaroop, S.
    Ravindra, K. S.
    2018 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT - 2018), 2018, : 867 - 872
  • [4] 45nm low-power CMOS SoC technology with aggressive reduction of random variation for SRAM and analog transistors
    Ekbote, S.
    Benaissa, K.
    Obradovic, B.
    Liu, S.
    Shichijo, H.
    Hou, F.
    Blythe, T.
    Houston, T. W.
    Martin, S.
    Taylor, R.
    Singh, A.
    Yang, R.
    Baldwin, G.
    2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 125 - 126
  • [5] Design of Low-power Arithmetic Logic Circuits for 45 nm CMOS Technology
    Lagostina, Lorenzo
    2022 IEEE 21ST MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (IEEE MELECON 2022), 2022, : 7 - 12
  • [6] Characterization of Parasitic Bipolar Transistors in 45 nm Silicon-on-Insulator Technology
    Wissel, Larry
    Oldiges, Phil
    Guo, Dechao
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2010, 57 (06) : 3234 - 3238
  • [7] Activity Analysis at Low Power Supply on 45nm Technology
    Bascoul, Guillaume
    Perdu, Philippe
    Sanchez, Kevin
    Lewis, Dean
    Dudit, Sylvain
    Cell, Guillaume
    ISTFA 2011: CONFERENCE PROCEEDINGS FROM THE 37TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2011, : 367 - 372
  • [8] HfSiON gate dielectric for 45nm node low-power device
    Gan, Tian-Choy
    Wang, Howard C. -H.
    Chen, Shang-, Jr.
    Tsai, Ching-Wei
    Lim, Peng-Soon
    Lin, Huan-Just
    Jin, Ying
    Tao, Hun-Jan
    Chen, Shih-Chang
    Leung, Ying Keung
    Diaz, Carlos H.
    Liang, Mong-Song
    Mii, Yuh-Jier
    2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 109 - +
  • [9] A low-power silicon-on-insulator PWM discriminator for biomedical applications
    De Lima, JA
    Silva, SF
    Cordeiro, AS
    Araujo, AC
    Verleysen, M
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 277 - 280
  • [10] Fast and low-power thermooptic switch on thin silicon-on-insulator
    Espinola, R.L.
    Tsai, M.-C.
    Yardley, James T.
    Osgood Jr., R.M.
    IEEE Photonics Technology Letters, 2003, 15 (10) : 1366 - 1368