A modular pipelined Macro-Block for high-speed digital filtering applications

被引：0

作者：

Gürkaynak, FK ^{[1
]}

Leblebici, Y ^{[1
]}

机构：

[1] Worcester Polytech Inst, Dept Elect & Comp Engn, Worcester, MA 01609 USA

来源：

42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2 | 1999年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A programmable, fully pipelined macro-block (Aries), that can be used as a modular convolution engine to design digital FIR filters of any size with a minimum clock cycle of 20 ns, is presented. The proposed module is very compact and occupies an active silicon area of less than 1.5 mm(2) in a conventional 0.8 mu m digital CMOS technology, allowing a large number of Aries macro-blocks to be easily embedded in a larger design to realize digital filters of any dimensions.

引用

页码：740 / 743

页数：4

共 50 条

[31] High-speed low-power CMOS pipelined analog-to-digital converter
Ju, RA
Lee, DH
Yu, SD
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (06) : 981 - 986
[32] A Pipelined Architecture for a High Speed Digital Oscillator
Shatnawi, Ali
Shatnawi, Mufleh
ICSP: 2008 9TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-5, PROCEEDINGS, 2008, : 406 - 409
[33] A joint implementation for bit synchronization and filtering in high-speed digital receivers
Yang, Jie
Cui, Song-Qi
Liu, Ce-Lun
Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 2010, 30 (12): : 1465 - 1469
[34] High-speed digital filtering. Structures and finite wordlength effects
Arun, K.S.
Wagner, D.R.
Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 1992, 4 (04): : 355 - 370
[35] Optimizing the Stage Resolution in Pipelined SAR ADCs for High-Speed High-Resolution Applications
Sun, Lei
Ko, Chi-Tung
Pun, Kong-Pang
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (07) : 476 - 480
[36] High-Speed VLSI Architectures for Modular Polynomial Multiplication via Fast Filtering and Applications to Lattice-Based Cryptography
Tan, Weihang
Wang, Antian
Zhang, Xinmiao
Lao, Yingjie
Parhi, Keshab K. K.
IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (09) : 2454 - 2466
[37] GENERAL-PURPOSE VIDEO PROCESSOR FOR HIGH-SPEED FILTERING APPLICATIONS
AIROLDI, F
CAVALLOTTI, F
CREMONESI, A
RIZZOTTO, GG
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1990, 36 (03) : 334 - 338
[38] Digital Spur Mitigation in High-Speed Block-Parallel Digital Filter Realizations
Argyropoulos, Paraskevas
Lev-Ari, Hanoch
2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 810 - 813
[39] A high-speed digital video tracking system for generic applications
Walton, JS
Hallamasek, KG
24TH INTERNATIONAL CONGRESS ON HIGH-SPEED PHOTOGRAPHY AND PHOTONICS, 2001, 4183 : 133 - 144
[40] Analysis and design of ribbon cables for high-speed digital applications
Huang, CWP
Elsherbeni, AZ
Smith, CE
Chin, PL
INTERNATIONAL JOURNAL OF RF AND MICROWAVE COMPUTER-AIDED ENGINEERING, 2002, 12 (02) : 148 - 158

← 1 2 3 4 5 →