A modular pipelined Macro-Block for high-speed digital filtering applications

被引：0

作者：

Gürkaynak, FK ^{[1
]}

Leblebici, Y ^{[1
]}

机构：

[1] Worcester Polytech Inst, Dept Elect & Comp Engn, Worcester, MA 01609 USA

来源：

42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2 | 1999年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A programmable, fully pipelined macro-block (Aries), that can be used as a modular convolution engine to design digital FIR filters of any size with a minimum clock cycle of 20 ns, is presented. The proposed module is very compact and occupies an active silicon area of less than 1.5 mm(2) in a conventional 0.8 mu m digital CMOS technology, allowing a large number of Aries macro-blocks to be easily embedded in a larger design to realize digital filters of any dimensions.

引用

页码：740 / 743

页数：4

共 50 条

[21] High-speed modular multiplication
Fischer, W
Seifert, JP
TOPICS IN CRYPTOLOGY - CT-RSA 2004, PROCEEDINGS, 2004, 2964 : 264 - 277
[22] MEASURING OF BLOCK ERROR RATES IN HIGH-SPEED DIGITAL NETWORKS
Ivaniga, P.
Mikus, L.
ADVANCES IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2006, 5 (01) : 35 - 36
[23] High-speed pipelined ECC processor on FPGA
Chelton, William
Benaissa, Mohammed
2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 136 - 141
[24] High-speed interconnect schemes for a pipelined FPGA
Lee, HJ
Flynn, MJ
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2000, 147 (03): : 195 - 202
[25] JOSEPHSON JUNCTION TECHNOLOGIES FOR HIGH-SPEED DIGITAL APPLICATIONS
HAYAKAWA, H
PHYSICA B & C, 1984, 126 (1-3): : 206 - 211
[26] OPTOELECTRONIC TECHNIQUES FOR HIGH-SPEED DIGITAL TESTING APPLICATIONS
GOUTZOULIS, AP
DAVIES, DK
OPTICAL ENGINEERING, 1992, 31 (02) : 258 - 267
[27] ANALYSIS AND MODELING OF INTERCONNECTS FOR HIGH-SPEED DIGITAL APPLICATIONS
SCHUTTAINE, JE
ELECTROMAGNETICS, 1992, 12 (3-4) : 359 - 379
[28] Analysis of interconnections with BCB for high-speed digital applications
Umeda, Y
Osafune, K
Enoki, T
Yokoyama, H
Ishii, Y
1999 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-4, 1999, : 205 - 208
[29] Designing high-speed, pipelined multiprocessor systems
Mack, G
Carlson, M
Ullah, N
EDN, 1996, 41 (04) : 151 - &
[30] A High-Speed and Low-Power Pipelined Binary Search Analog to Digital Converter
Mesgarani, Ali
Tekin, Ahmet
Ay, Suat U.
2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,

← 1 2 3 4 5 →