Impact of filtering on nanotopography measurement of 300mm silicon wafers

被引:5
|
作者
Riedel, F [1 ]
Gerber, HA [1 ]
Wagner, P [1 ]
机构
[1] Wacker Siltron AG, Burghausen, Germany
关键词
nanotopography; flatness measurement;
D O I
10.1016/S1369-8001(02)00126-9
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The term nanotopography (NT) is used in semiconductor industry for the non-planar flatness deviation of a silicon wafer front-surface within the spatial wavelength range from about 0.2 to 20 mm. Therefore, long-wavelength contributions to a wafer height map are eliminated by high-pass filtering when extracting the NT. The settings of this filter used for NT measurement evaluation may significantly influence the results reported. Height maps of wafers of different NT conditions recorded with an interferometric tool are processed with different filter settings in an experiment with factorial design in order to assess their influence and range of variation. Filter type, filter cut-off wavelength, data extrapolation at the wafer edge, NT metric, and area threshold are varied at two levels each. Filter type, cut-off wavelength, and data extrapolation turn out to significantly affect NT measurement results. These three factors also are subject to strong interactions. Wafers with excellent NT show little dependence on filtering scheme. A double Gaussian filter with constant 20 mm cut-off wavelength appears to be preferable for providing accurate NT height maps. Application of Deviation metric for threshold height analysis allows the correct localization of peaks and valleys in the map and determining "defective" areas on a wafer. (C) 2003 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:465 / 472
页数:8
相关论文
共 50 条
  • [31] A Thermal Performance Measurement Method for Blind Through Silicon Vias (TSVs) in a 300mm Wafer
    Chien, Heng-Chieh
    Chao, Yu-Lin
    Lau, John H.
    Tain, Ra-Min
    Dai, Ming-Ji
    Tzeng, Pei-Jer
    Lin, Cha-Hsin
    Hsin, Yu-Chen
    Chen, Shang-Chun
    Chen, Jui-Chin
    Chen, Chien-Chou
    Ho, Chi-Hon
    Lo, Wei-Chung
    Ku, Tzu-Kun
    Kao, Ming-Jer
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1204 - 1210
  • [32] 40Gbit/s Silicon Ring Resonator-based Modulator fabricated on 300mm SOI wafers
    Perez-Galacho, D.
    Marris-Morini, D.
    Baudot, C.
    Fedeli, J-M.
    Vulliet, N.
    Souhaite, A.
    Olivier, S.
    Le Roux, X.
    Boeuf, F.
    Vivien, L.
    2014 IEEE 11TH INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS (GFP), 2014,
  • [33] Development of High-precision Nanotopography Measurement Technology for Silicon Wafers
    Harano, Norihisa
    Kannaka, Masato
    Tahara, Kazuhiko
    Matsuoka, Hideki
    Shinoda, Tatsuaki
    R and D: Research and Development Kobe Steel Engineering Reports, 2022, 71 (02): : 48 - 53
  • [34] In-line measurement of Xj on 300 mm wafers
    Corcoran, S
    Gillespie, P
    Segovia, M
    Borden, P
    IIT2002: ION IMPLANTATION TECHNOLOGY, PROCEEDINGS, 2003, : 169 - 172
  • [35] 300mm×300mm×12mm方形钢管直接成方工艺研究
    杜红青
    焊管, 2008, (01) : 53 - 56
  • [36] On the impact of nanotopography of silicon wafers on post-CMP oxide layers
    Schmolke, R
    Deters, R
    Thieme, P
    Pech, R
    Schwenk, H
    Diakourakis, G
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2002, 5 (4-5) : 413 - 418
  • [37] High-precision volume manufacturing of optical interference filters on 300mm wafers
    Mingels, Stephan
    Stapp, Martin
    Schmauder, Torsten
    Kutty, Navas
    Hagedorn, Harro
    ADVANCES IN OPTICAL THIN FILMS VIII, 2024, 13020
  • [38] 新型Φ300mm弯管机
    张立
    钢管, 2011, 40 (05) : 75 - 75
  • [39] Is lithography ready for 300mm?
    Charles, A
    Haris, C
    Hornig, S
    Ganz, D
    Schedel, T
    Hraschan, G
    Köstler, W
    Maltabes, J
    Mautz, K
    Schmidt, S
    Schuster, R
    CHALLENGES IN PROCESS INTEGRATION AND DEVICE TECHNOLOGY, 2000, 4181 : 254 - 264