共 50 条
- [32] FINFET TECHNOLOGY: OVERVIEW AND STATUS AT 14NM NODE AND BEYOND 2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
- [33] Negative Capacitance Enables FinFET and FDSOI Scaling to 2 nm Node 2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
- [35] DSA patterning options for FinFET formation at 7nm node ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES VIII, 2016, 9777
- [36] Hybrid OPC modeling with SEM contour technique for 10 nm node process OPTICAL MICROLITHOGRAPHY XXVII, 2014, 9052
- [37] Optimization of Leakage Current Suppression for Super Steep Retrograde Well (SSRW) 5nm-node FinFET Technology 2018 INTERNATIONAL CONFERENCE ON RADAR, ANTENNA, MICROWAVE, ELECTRONICS, AND TELECOMMUNICATIONS (ICRAMET), 2018, : 104 - 107
- [39] Impact of Interface Traps and Parasitic Capacitance on Gate Capacitance of In0.53Ga0.47As-FinFET for sub 14nm Technology Node INTERNATIONAL JOURNAL OF NANOELECTRONICS AND MATERIALS, 2019, 12 (03): : 319 - 328
- [40] Air Spacer for 10nm FinFET CMOS and Beyond 2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2016,