共 50 条
- [21] Scaling beyond the 65 nm node with FinFET-DGCMOS PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 339 - 342
- [23] Modeling of Resistance in FinFET Local Interconnect 2014 IEEE PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2014,
- [27] Design with Sub-10 nm FinFET Technologies 2017 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2017,
- [28] FinFET scaling to 10nm gate length INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 251 - 254
- [29] On the design of p-channel step-FinFET at sub-10nm node: A parametric analysis MICROELECTRONICS JOURNAL, 2022, 126
- [30] First Demonstration of OxRRAM Integration on 14nm FinFet Platform and Scaling Potential Analysis towards Sub-10nm Node 2020 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2020,