Monolithically Integrated InGaAs Nanowires on 3D Structured Silicon-on-Insulator as a New Platform for Full Optical Links

被引:68
|
作者
Kim, Hyunseok [1 ]
Farrell, Alan C. [1 ]
Senanayake, Pradeep [1 ]
Lee, Wook-Jae [1 ]
Huffaker, Diana L. [1 ,2 ]
机构
[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA
[2] Univ Calif Los Angeles, Calif Nanosyst Inst, Los Angeles, CA 90095 USA
基金
美国国家科学基金会;
关键词
Nanowire; nanopillar; InGaAs; monolithic integration; optical interconnects; optical links; CHEMICAL-VAPOR-DEPOSITION; TEMPERATURE CW OPERATION; WAVE-GUIDE; HIGH-PERFORMANCE; QUANTUM-WELL; GROWTH; LASER; LIGHT; MODULATOR; PHOTODETECTORS;
D O I
10.1021/acs.nanolett.5b04883
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
Monolithically integrated III-V semiconductors on a silicon-on-insulator (SOI) platform can be used as a building block for energy-efficient on-chip optical links. Epitaxial growth of III-V semiconductors on silicon, however, has been challenged by the large mismatches in lattice constants and thermal expansion coefficients between epitaxial layers and silicon substrates. Here, we demonstrate for the first time the monolithic integration of InGaAs nanowires on the SOI platform and its feasibility for photonics and optoelectronic applications. InGaAs nanowires are grown not only on a planar SOI layer but also on a 3D structured SOI layer by catalyst-free metal organic chemical vapor deposition. The precise positioning of nanowires on 3D structures, including waveguides and gratings, reveals the versatility and practicality of the proposed platform. Photoluminescence measurements exhibit that the composition of ternary InGaAs nanowires grown on the SOI layer has wide tunability covering all telecommunication wavelengths from 1.2 to 1.8 mu m. We also show that the emission from an optically pumped single nanowire is effectively coupled and transmitted through an SOI waveguide, explicitly showing that this work lays the foundation for a new platform toward energy-efficient optical links.
引用
收藏
页码:1833 / 1839
页数:7
相关论文
共 50 条
  • [31] Three-dimensional (3D) monolithically integrated photodetector and WDM receiver based on bulk silicon wafer
    Song, Junfeng
    Luo, Xianshu
    Tu, Xiaoguang
    Jia, Lianxi
    Fang, Qing
    Liow, Tsung-Yang
    Yu, Mingbin
    Lo, Guo-Qiang
    OPTICS EXPRESS, 2014, 22 (16): : 19546 - 19554
  • [32] Individual heterojunctions of 3D germanium crystals on silicon CMOS for monolithically integrated X-ray detector
    Kreiliger, Thomas
    Falub, Claudiu V.
    Taboada, Alfonso G.
    Isa, Fabio
    Cecchi, Stefano
    Kaufmann, Rolf
    Niedermann, Philippe
    Pezous, Aurelie
    Mouaziz, Schahrazede
    Dommann, Alex
    Isella, Giovanni
    von Kaenel, Hans
    PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2014, 211 (01): : 131 - 135
  • [33] On-site growth method of 3D structured multi-layered graphene on silicon nanowires
    Wallace, Steaphan Mark
    Jevasuwan, Wipakorn
    Fukata, Naoki
    NANOSCALE ADVANCES, 2020, 2 (04): : 1718 - 1725
  • [34] 3D integrated silicon photonics transmitters for 224 Gbaud optical interconnects
    Zhou, Lingjun
    Zhu, Yixiao
    Li, Ke
    Thomson, David J.
    Zhang, Weiwei
    Liu, Shenghao
    Cao, Wei
    Littlejohns, Callum G.
    Yan, Xingzhao
    Ebert, Martin
    Banakar, Mehdi
    Tran, Dehn
    Meng, Fanfan
    Wang, Lei
    He, Zhixue
    Zhang, Fan
    Yu, Shaohua
    Reed, Graham T.
    OPTICS COMMUNICATIONS, 2025, 577
  • [35] 3D silicon neural probe with integrated optical fibers for optogenetic modulation
    Kim, Eric G. R.
    Tu, Hongen
    Luo, Hao
    Liu, Bin
    Bao, Shaowen
    Zhang, Jinsheng
    Xu, Yong
    LAB ON A CHIP, 2015, 15 (14) : 2939 - 2949
  • [36] A pixel-parallel cellular processor array in a stacked three-layer 3D silicon-on-insulator technology
    Dudek, Piotr
    Lopich, Alexey
    Gruev, Viktor
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 193 - +
  • [37] Light confinement in 3D silicon doped with germanium (n-SixGe1-x) and silicon-on-insulator (SOI) photonic crystal structures
    Ouerghi, F.
    AbdelMalek, F.
    Haxha, S.
    Mejatty, M.
    Bouchriha, H.
    Haxha, V.
    OPTICS COMMUNICATIONS, 2006, 265 (02) : 683 - 691
  • [38] Power delivery network design for 3D SIP integrated over silicon interposer platform
    Lee, Heeseok
    Choi, Yun-Seok
    Song, Eunseok
    Choi, Kiwon
    Cho, Taeje
    Kang, Sayoun
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1193 - +
  • [39] New Layout Design Methodology for Monolithically Integrated 3D CMOS Logic Circuits Based on Parasitics Engineering
    Tanaka, Chika
    Ikeda, Keiji
    Saitoh, Masumi
    ESSDERC 2015 PROCEEDINGS OF THE 45TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2015, : 258 - 261
  • [40] Low-loss compact multilayer silicon nitride platform for 3D photonic integrated circuits
    Shang, Kuanping
    Pathak, Shibnath
    Guan, Binbin
    Liu, Guangyao
    Yoo, S. J. B.
    OPTICS EXPRESS, 2015, 23 (16): : 21334 - 21342