FPGA-based Emulation of Sequential Least Squares for Coefficient Extraction of RF Power Amplifiers

被引：0

作者：

Allende Chavez, E. ^{[1
]}

Cardenas-Valdez, J. R. ^{[1
]}

Bonilla-Rodriguez, A. ^{[2
]}

Entrambasaguas-Leon, G. ^{[2
]}

Serrato-Andrade, R. Y. ^{[2
]}

Galaviz-Aguilar, J. A. ^{[2
]}

Nunez-Perez, J. C. ^{[2
]}

机构：

[1] Inst Tecnol Tijuana, Tecnol Nacl Mexico, Dept Ingn Elect & Elect, Tijuana 22500, Baja California, Mexico

[2] Inst Politecn Nacl, IPN CITEDI, Tijuana 22435, Baja California, Mexico

来源：

2018 INTERNATIONAL CONFERENCE ON MECHATRONICS, ELECTRONICS AND AUTOMOTIVE ENGINEERING (ICMEAE 2018) | 2018年

关键词：

FPGA; Memory Polynomial Model; Power Amplifier; SLS; VHDL; DIGITAL PRE-DISTORTION;

D O I：

10.1109/ICMEAE.2018.00039

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The present paper shows the full design and implementation in VHDL code of the sequential least squares algorithm to obtain the coefficients of the memory polynomial model. This model was selected to perform the behavioral modeling of power amplifiers for RF. Two main parts make up the design: a memory polynomial model with unit coefficients block and a sequential least squares calculation block. The design allows the extraction of the coefficients by providing only an input and an output of the power amplifier and makes the model more accurate with each iteration, it works with complex values which makes it possible modeling the amplitude-amplitude and amplitude-phase curves in a single model. The implementation was made through the Stratix IV DSP-FPGA development board and tested using 65,536 samples from a power amplifier NXP 10W measured at 2 GHz, achieving, an NMSE of -19.6884 dB.

引用

页码：171 / 176

页数：6

共 50 条

[31] SEQUENTIAL EXTRACTION OF FUZZY REGRESSION MODELS: LEAST SQUARES AND LEAST ABSOLUTE DEVIATIONS
Tang, Hengjin
Miyamoto, Sadaaki
INTERNATIONAL JOURNAL OF UNCERTAINTY FUZZINESS AND KNOWLEDGE-BASED SYSTEMS, 2011, 19 : 53 - 63
[32] FPGA based fault emulation of synchronous sequential circuits
Ellervee, P
Raik, J
Tihhomirov, V
Ubar, R
22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 59 - 62
[33] FPGA-Based Real-Time Emulation of Power Electronic Systems With Detailed Representation of Device Characteristics
Myaing, Aung
Dinavahi, Venkata
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2011, 58 (01) : 358 - 368
[34] FPGA-based Broadband Current Control of a Linear Motor with Class-G Power Amplifiers
Yokokura, Yuki
Ohishi, Kiyoshi
2013 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS (ICM), 2013,
[35] FPGA-Based Real-Time Emulation of Power Electronic Systems With Detailed Representation of Device Characteristics
Myaing, Aung
Dinavahi, Venkata
2011 IEEE POWER AND ENERGY SOCIETY GENERAL MEETING, 2011,
[36] A FPGA-based Emulation of the Timing Trigger and Control Receiver for the LHC Experiments
Aloisio, A.
Ameli, F.
Bocci, V.
Della Pietra, M.
Giordano, R.
Izzo, V.
2011 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE (NSS/MIC), 2011, : 794 - 799
[37] FPGA-based Deep Learning Accelerator for RF Applications
den Boer, H.
Muller, R. W. D.
Wong, S.
Voogt, V.
2021 IEEE MILITARY COMMUNICATIONS CONFERENCE (MILCOM 2021), 2021,
[38] Performance Evaluation of Packet Classification on FPGA-based TCAM Emulation Architectures
Zerbini, Carlos A.
Finochietto, Jorge M.
2012 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM), 2012, : 2766 - 2771
[39] Speeding up Fault Injection for Asynchronous Logic by FPGA-based Emulation
Jeitler, Marcus
Lechner, Jakob
2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 65 - 70
[40] An FPGA-based quantum circuit emulation framework using heisenberg representation
Lee, Y. H.
Khalil-Hani, M.
Marsono, M. N.
INTERNATIONAL JOURNAL OF QUANTUM INFORMATION, 2018, 16 (06)

← 1 2 3 4 5 →