EMC analysis of high-speed on-chip interconnects via a mixed quasi-static finite difference - FEM technique

被引:7
|
作者
Yioultsis, Traianos V. [1 ]
Kosmanis, Theodoros I.
Rekanos, Ioannis T.
Tsiboukis, Theodoros D.
机构
[1] Aristotle Univ Thessaloniki, Dept Elect & Comp Engn, GR-54124 Thessaloniki, Greece
[2] Inst Educ Technol, Dept Informat & Commun, GR-62124 Serres, Greece
[3] Aristotle Univ Thessaloniki, Sch Engn, Div Phys, GR-54124 Thessaloniki, Greece
关键词
finite difference methods; finite element methods (FEMs); integrated circuit interconnections; transmission lines;
D O I
10.1109/TMAG.2006.891010
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present a new technique to investigate electromagnetic compatibility/electromagnetic interference (EMC/EMI) interactions in high-speed transmission lines on the chip level. The time-domain method is based on the different nature of the problem in conductors and semiconductors, compared to the insulating media that separate them. Therefore, the static problem in the silicon oxide is separated from the diffusion problem in conductors. The latter one is solved by an efficient DuFort-Frankel technique, while the static problem is solved in a coarse finite element method (FEM) mesh. In each step, the two problems are appropriately coupled by means of the interface conditions. The time-domain nature of this method permits the use of proper fast Fourier transform (FFT)-based postprocessing procedures to calculate the per unit length parameters in a fast and efficient manner.
引用
收藏
页码:1365 / 1368
页数:4
相关论文
共 50 条
  • [31] An accurate transient analysis of high-speed package interconnects using convolution technique
    Beyene, WT
    Yuan, C
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2003, 35 (2-3) : 107 - 120
  • [32] A Process Variation Tolerant, High-Speed and Low-Power Current Mode Signaling Scheme for On-chip Interconnects
    Dave, Marshnil V.
    Baghini, Maryam Shojaei
    Sharma, Dinesh K.
    GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 389 - 392
  • [33] Analysis of On-chip Antennas for High-speed Signal Transmission in Silicon Integrated Circuits
    Kimoto, K.
    Sasaki, N.
    Kubota, S.
    Moriyama, W.
    Kikkawa, T.
    2008 IEEE ANTENNAS AND PROPAGATION SOCIETY INTERNATIONAL SYMPOSIUM, VOLS 1-9, 2008, : 3774 - 3777
  • [34] Analysis of high speed interconnects using the finite difference time domain method (FDTDM)
    Kumar, NS
    Kumar, BK
    Manoharan, K
    Raju, S
    Kumar, VA
    PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON ELECTROMAGNETIC INTERFERENCE AND COMPATIBILITY, 2003, : 53 - 58
  • [35] High-Speed Post-Layout Logic Simulation Using Quasi-Static Clock Event Evaluation
    Kim, Myeong-Jin
    Chung, Eui-Young
    Yoon, Sungroh
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (08) : 1274 - 1278
  • [36] Quasi-static and dynamic analyses of thin-webbed high-speed gears: Centrifugal effect influence
    Guilbert, B.
    Velex, P.
    Cutuli, P.
    PROCEEDINGS OF THE INSTITUTION OF MECHANICAL ENGINEERS PART C-JOURNAL OF MECHANICAL ENGINEERING SCIENCE, 2019, 233 (21-22) : 7282 - 7291
  • [37] Finite-difference time-domain macromodel for simulation of electromagnetic interference at high-speed interconnects
    Liu, EX
    Li, EP
    Li, LW
    Shen, ZX
    IEEE TRANSACTIONS ON MAGNETICS, 2005, 41 (01) : 65 - 71
  • [38] Quasi-static Experimental Research on Full-scaled Assembled Piers of High-speed Railway Bridges
    Li Y.
    Wang Z.
    Yang B.
    Hou Y.
    Liu K.
    Zhang Y.
    Tiedao Xuebao/Journal of the China Railway Society, 2022, 44 (09): : 135 - 145
  • [39] Modeling and Analysis of On-Chip Power Noise Induced by an On-Chip Linear Voltage Regulator Module With a High-Speed Output Buffer
    Kim, Heegon
    Cho, Jonghyun
    Yoon, Changwook
    Achkir, Brice
    Drewniak, James
    Fan, Jun
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2020, 62 (03) : 880 - 893
  • [40] An on-chip short-time interval measurement technique for testing high-speed communication links
    Huang, JL
    Cheng, KT
    19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 380 - 385