A 14-bit cascaded 3-2 Sigma-Delta modulator for VDSL

被引:0
|
作者
Di Gioia, Eugenio [1 ]
Klar, Heinrich [1 ]
Schwoerer, Christoph [2 ]
机构
[1] Tech Univ Berlin, Inst Comp Engn & Microelect, Berlin, Germany
[2] Infineon Technol AG, Munich, Germany
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Wideband Sigma-Delta A/D-converters must make use of low oversampling ratios, so that the sampling frequency remains acceptably low. In order to obtain high resolutions, the alternatives are increasing the bit-number of the internal quantizer or the loop-order. As high order single-loop modulators are prone to instability, cascaded structures are usually employed. To relax the mismatch sensitivity inherent to cascaded structures, we use a third rather than a second order modulator in the first loop. The proposed 3(5-bit)-2(2-bit) cascaded modulator achieves an effective resolution of 14-Bits over a bandwidth of 12.5MHz with an Oversampling ratio (OSR) of only 8 taking into account all non-idealities. The Signal-to-Quantization-Noise-Ratio (SQNR) is maximized, thanks to the optimized 5-th-order noise transfer function (NTF), which has two pairs of complex conjugate zeros and one dc-zero. Low distortion is achieved through feed-forward paths, which add the signal direct at the quantizer input, rela xing the integrator specifications.
引用
收藏
页码:698 / +
页数:2
相关论文
共 50 条
  • [41] Fractional sigma-delta modulator in SiGe
    Sobot, Robert
    Stapleton, Shawn
    Syrzycki, Marek
    2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 530 - 533
  • [42] Noise Shaping in Sigma-Delta Modulator
    Dawoud, D. S.
    Akorli, Felix
    WMSCI 2008: 12TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL III, PROCEEDINGS, 2008, : 100 - +
  • [43] A third order sigma-delta modulator
    Milovanovic, D
    Savic, M
    Nikolic, M
    2004 24TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, VOLS 1 AND 2, 2004, : 605 - 608
  • [44] Hardware implementation of a sigma-delta modulator
    Sofron, Emil
    Serban, Gheorghe
    Sandu, Florin
    Iana, Gabriel
    Serbanescu, Alexandru
    OPTIM 2004: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON OPTIMIZATION OF ELECTRICAL AND ELECTRONIC EQUIPMENT, VOL 4: APPLIED ELECTRONICS, ELECTRICAL ENGINEERING EDUCATION, 2004, : 33 - 38
  • [45] 应用于音频设备的14-bit Sigma-delta调制器的设计
    代田慧
    彭晓宏
    电子设计工程, 2016, (22) : 43 - 46
  • [46] A low OSR Multi-bit Cascaded Delta-Sigma Modulator
    Zhao, Jianming
    Lai, Fengchang
    Wang, Yongsheng
    ICIEA: 2009 4TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-6, 2009, : 2569 - 2572
  • [47] A case study on a 2-1-1 cascaded continuous-time sigma-delta modulator
    Ortmanns, M
    Gerfers, F
    Manoli, Y
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (08) : 1515 - 1525
  • [48] 3RD-ORDER CASCADED SIGMA-DELTA MODULATORS
    WILLIAMS, LA
    WOOLEY, BA
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1991, 38 (05): : 489 - 498
  • [49] A Fourth-order Cascaded Full Feed-forward Sigma-delta Modulator
    Lu, Qiang
    Liu, Xiaowei
    2012 INTERNATIONAL CONFERENCE ON OPTOELECTRONICS AND MICROELECTRONICS (ICOM), 2012, : 466 - 469
  • [50] Double-sampled cascaded sigma-delta modulator topologies for low oversampling ratios
    Yavari, Mohanunad
    Shwaei, Omid
    Rodriguez-Vazquez, Angel
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 597 - 600