A 14-bit cascaded 3-2 Sigma-Delta modulator for VDSL

被引:0
|
作者
Di Gioia, Eugenio [1 ]
Klar, Heinrich [1 ]
Schwoerer, Christoph [2 ]
机构
[1] Tech Univ Berlin, Inst Comp Engn & Microelect, Berlin, Germany
[2] Infineon Technol AG, Munich, Germany
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Wideband Sigma-Delta A/D-converters must make use of low oversampling ratios, so that the sampling frequency remains acceptably low. In order to obtain high resolutions, the alternatives are increasing the bit-number of the internal quantizer or the loop-order. As high order single-loop modulators are prone to instability, cascaded structures are usually employed. To relax the mismatch sensitivity inherent to cascaded structures, we use a third rather than a second order modulator in the first loop. The proposed 3(5-bit)-2(2-bit) cascaded modulator achieves an effective resolution of 14-Bits over a bandwidth of 12.5MHz with an Oversampling ratio (OSR) of only 8 taking into account all non-idealities. The Signal-to-Quantization-Noise-Ratio (SQNR) is maximized, thanks to the optimized 5-th-order noise transfer function (NTF), which has two pairs of complex conjugate zeros and one dc-zero. Low distortion is achieved through feed-forward paths, which add the signal direct at the quantizer input, rela xing the integrator specifications.
引用
收藏
页码:698 / +
页数:2
相关论文
共 50 条
  • [21] Superconducting high-order cascaded lowpass sigma-delta modulator
    Hirano, S
    Yoshida, A
    Hasuo, S
    Tanabe, K
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2005, 15 (02) : 292 - 295
  • [22] High-Level Design of a 14-bit Continuous-Time Sigma-Delta Modulator with FIR DAC for Low-Voltage Audio Devices
    Cortez, Matheus
    Girardi, Alessandro G.
    de Aguirre, Paulo Cesar C.
    2022 35TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2022), 2022,
  • [23] A 16-bit cascaded sigma-delta pipeline A/D converter
    李梁
    李儒章
    俞宙
    张加斌
    张俊安
    半导体学报, 2009, 30 (05) : 103 - 108
  • [24] A 14-bit MOSFET-only second order delta-sigma modulator for capacitive sensor interfaces
    Cama, JMG
    Montané, E
    Bota, SA
    Samitier, J
    42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 31 - 34
  • [25] High resolution multi-bit sigma-delta modulator architecture
    Kinyua, MK
    Chao, KS
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 304 - 307
  • [26] An Area-Efficient Multi-Bit Sigma-Delta Modulator
    Wang, YongSheng
    Ru, YaQin
    Liu, Yang
    Zhou, XiaoXiao
    Li, ShanShan
    Cao, Bei
    Liu, XiaoWei
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 918 - 920
  • [27] Integral Nonlinearity of Third Order Single Bit Sigma-Delta Modulator
    Kochan, Roman
    Ganczarczyk, Tomasz
    Kochan, Orest
    Klym, Halyna
    2016 16TH INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION AND SYSTEMS (ICCAS), 2016, : 1591 - 1593
  • [28] MASH 2-1 MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN
    Zhang, Yu
    Xie, Ning
    Wang, Hui
    He, Yejun
    Xie, Ning
    PROCEEDINGS OF THE 2011 3RD INTERNATIONAL CONFERENCE ON FUTURE COMPUTER AND COMMUNICATION (ICFCC 2011), 2011, : 157 - +
  • [29] 1-0-1 Cascaded Sigma-Delta Modulator with Internal Feedback
    Xie, Ning
    Zhang, Yu
    Wang, Hui
    WIRELESS PERSONAL COMMUNICATIONS, 2013, 71 (02) : 1505 - 1510
  • [30] A 2-1 cascaded Hybrid Continuous-Discrete Time Sigma-Delta Modulator
    Ducu, Dragos George
    Manolescu, Anca
    PROCEEDINGS OF THE 2014 6TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTERS AND ARTIFICIAL INTELLIGENCE (ECAI), 2014,