Full adder operation based on Si nanodot array device

被引：0

作者：

Kaizawa, Takuya ^{[1
]}

Arita, Masashi ^{[1
]}

Fujiwara, Akira ^{[2
]}

Yamazaki, Kenji ^{[2
]}

Ono, Yukinori ^{[2
]}

Inokawa, Hiroshi ^{[3
]}

Takahashi, Yasuo ^{[1
]}

机构：

[1] Hokkaido Univ, Dept Informat Sci & Technol, Sapporo, Hokkaido 0600814, Japan

[2] NTT Corp, NTT Basic Res Labs, Atsugi, Kanagawa 2430198, Japan

[3] Shizuoka Univ, Inst Res Elect, Hamamatsu, Shizuoka 4328011, Japan

来源：

2008 IEEE SILICON NANOELECTRONICS WORKSHOP | 2008年

基金：

日本学术振兴会;

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We demonstrate a highly functional Si-nanodot-array device that has three input gates and two output terminals. The device was fabricated on an SOI wafer using Si MOS processes. We confirmed that a single device can operate as both a half adder and a full adder when we carefully select the operation voltages.

引用

页码：30 / 31

页数：2

共 50 条

[31] Design of an Approximate Adder based on Modified Full Adder and Nonzero Truncation for Machine Learning
Seo, Hyoju
Seok, Hyelin
Lee, Jungwon
Han, Youngsun
Kim, Yongtae
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2023, 23 (02) : 138 - 148
[32] Memristor Based Full Adder Circuit for Better Performance
Khalid, Muhammad
Mukhtar, Sana
Siddique, Mohammad Jawaid
Ahmed, Sumair Faisal
TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2019, 20 (05) : 403 - 410
[33] Realization of a Complementary Full Adder Based on Reconfigurable Transistors
Wind, Lukas
Maierhofer, Moritz
Fuchsberger, Andreas
Sistani, Masiar
Weber, Walter M.
IEEE ELECTRON DEVICE LETTERS, 2024, 45 (04) : 724 - 727
[34] Design of Full Adder and Subtractor Based on MZI - SOA
Sribhashyam, Satyasai
Ramachandran, Manohari
Prince, Shanthi
Ravi, Bhagya Rekha
2015 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION ENGINEERING SYSTEMS (SPACES), 2015, : 19 - 21
[35] Memristor Based Full Adder Circuit for Better Performance
Muhammad Khalid
Sana Mukhtar
Mohammad Jawaid Siddique
Sumair Faisal Ahmed
Transactions on Electrical and Electronic Materials, 2019, 20 : 403 - 410
[36] Molecular Full Adder Based on DNA Strand Displacement
Xiao, Wei
Zhang, Xinjian
Zhang, Xingyi
Chen, Congzhou
Shi, Xiaolong
IEEE ACCESS, 2020, 8 : 189796 - 189801
[37] Verilog Design of Full Adder Based on Reversible Gates
Singh, Varun Pratap
Rai, Manish
2016 2ND INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATION, & AUTOMATION (ICACCA) (FALL), 2016, : 65 - 69
[38] Designing RNS and QRNS full adder based converters
Soudris, DJ
Dasigenis, MM
Thanailakis, AT
ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 20 - 23
[39] A Novel CNTFET-based Ternary Full Adder
Keshavarzian, Peiman
Sarikhani, Rahil
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2014, 33 (03) : 665 - 679
[40] A Novel CNTFET-based Ternary Full Adder
Peiman Keshavarzian
Rahil Sarikhani
Circuits, Systems, and Signal Processing, 2014, 33 : 665 - 679

← 1 2 3 4 5 →